ZHCSFY1F December 2016 – April 2024 TDP158
PRODUCTION DATA
See Section Section 7.3.12 and Section 7.3.3 Note: DP-Mode is valid only when DP-Mode Register P0_Reg09[5] is set to one
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
VOD Swing Adjust for D2 Lane | Pre-emphasis Adjust for D2 Lane | Reserved | |||||
R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7:5 | VOD Swing Adjust for D2 Lane | R/W | 3’b000 | 000 – Vsadj set (default) 001 – Increase by 7% 010 – Increase by 14% 011 – Increase by 21% 100 – Decrease by 30% 101 – Decrease by 21% 110 – Decrease by 14% 11 – Decrease by 7% Note: reg09h[6] = 1 otherwise all lanes are global control. |
4:3 | Pre-emphasis Adjust for D2 Lane | R/W | 2’b00 | 00 – No pre-emphasis (default) 01 – 3.5dB pre-emphasis 10 – 6dB pre-emphasis 11 – Reserved Note 1. reg09h[6] = 1 otherwise all lanes are global control. Note 2. If in HDMI mode writes will be ignored and reg09h[7] SWAP = 1. No pre-emphasis on clock. |
2:0 | Reserved | R/W | 3’b000 | Reserved |