ZHCSFY1F December 2016 – April 2024 TDP158
PRODUCTION DATA
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
VCC | Supply Voltage Nominal Value 3.3V for DP mode | 3 | 3.6 | V | ||
Supply Voltage Nominal Value 3.3V for HDMI mode | 3.13 | 3.47 | V | |||
VDD | Supply Voltage Nominal Value 1.1V | 1 | 1.27 | V | ||
TJ | Junction temperature | 0 | 105 | °C | ||
TA | Operating free-air temperature (TDP158) | 0 | 85 | °C | ||
MAIN LINK DIFFERENTIAL PINS | ||||||
VID(EYE) | Peak-to-peak input differential voltage See Figure 6-14 | 75 | 1200 | mV | ||
VID(DC) | The input differential voltage Peak-to peak DC level, See Figure 6-14 | 200 | 1200 | mV | ||
VIC | Input Common Mode Voltage (Internally Biased) | 0.5 | 0.9 | V | ||
dR | Data rate | 0.25 | 6 | Gbps | ||
VSADJ | TMDS compliant swing voltage bias resistor (Nominal 6kΩ for HDMI and DP combination; 6.49kΩ for HDMI only)(1) | 4.5 | 8 | kΩ | ||
DDC, I2C, HPD, AND CONTROL PINS | ||||||
VI(DC) | DC Input Voltage | HDP_SNK, SDA_SNK, SCL_SNK, | –0.3 | 5.5 | V | |
SDA_SRC, SCL_SRC; All other Local I2C, and control pins | –0.3 | 3.6 | V | |||
VIL | Low-level input voltage at DDC | 0.3 x VCC | V | |||
Low-level input voltage at HPD | 0.8 | V | ||||
Low-level input voltage at SDA_CTL/PRE, OE, A1/EQ2, A0/EQ1, TERM, I2C_EN, SLEW, SCL_CTL/SWAP pins only | 0.3 | V | ||||
VIM | Mid-Level input voltage at A1/EQ2, A0/EQ1, TERM, SLEW pins only | 1.2 | 1.6 | V | ||
VIH | High-level input voltage at OE, A1/EQ2, A0/EQ1, TERM, I2C_EN, SLEW pins only | 0.7 x VCC | V | |||
High-level input voltage at SDA_SRC, SCL_SRC, SDA_CTL/PRE, SCL_CTL/SWAP | 0.7 x VCC | V | ||||
High-level input voltage at SDA_SNK, SCL_SNK | 3.2 | V | ||||
High-level input voltage at HPD | 2 | V | ||||
VOL | Low-level output voltage | 0.4 | V | |||
VOH | High-level output voltage | 2.4 | V | |||
fSCL | SCL clock frequency fast I2C mode for local I2C control | 400 | kHz | |||
C(bus,DDC) | Total capacitive load for each bus line supporting 400kHz (DDC terminals) | 400 | pF | |||
C(bus,I2C) | Total capacitive load for each bus line (local I2C terminals) | 100 | pF | |||
dR(DDC) | DDC Data rate | 400 | Kbps | |||
IIH | High level input current | –30 | 30 | µA | ||
IIM | Mid level input current | –20 | 20 | µA | ||
IIL | Low level input current | –10 | 10 | µA | ||
IOZ | High impedance output current | 10 | µA | |||
R(OEPU) | Pull up resistance on OE pin | 150 | 250 | kΩ |