ZHCSQ68A May 2022 – December 2022 TLIN1431-Q1
PRODUCTION DATA
PWM2_CNTL3 is shown in Figure 8-80 and described in Table 8-36
Return to Summary Table.
Bits 0 - 7 of the 10-bit PWM2. Used with register h'23[1:0] PWM2_CNTL2.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
PWM2_DC | |||||||
R/W-00h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | PWM2_DC | R/W | 00h | Bits 0 - 7 of the 10-bit PWM2 00h = 100% off when used with 'h23[1:0] = 00b xxh = On time with an increase of ~ 0.1% when used with 'h23[1:0] FFh = 100% on when used with 'h23[1:0] = 11b |
Minimum on-time during PWM is limited to the on and off-time of the high side switch. This will make certain PWM values unusable like 00 0000 0001.