ZHCSHH0B January 2018 – July 2018 TLV6713
PRODUCTION DATA.
When the voltage on VDD is less than the device UVLO voltage, and greater than the power-on reset voltage, V(POR), the OUT signal is asserted regardless of the voltage on SENSE.