ZHCS844D November 2011 – January 2025 TLV70012-Q1 , TLV70018-Q1
PRODUCTION DATA
1.0μF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.
However, the TLV70018-Q1 and TLV70012-Q1 are designed to be stable with an effective capacitance of 0.1μF or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1μF. This effective capacitance refers to the capacitance that the LDO sees under operating bias voltage and temperature conditions; that is, the capacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of lower-cost dielectrics, this capability of being stable with 0.1μF effective capacitance also enables the use of smaller-footprint capacitors that have higher derating in size- and space-constrained applications.
Using a 0.1μF rated capacitor at the output of the LDO does not provide stability because the effective capacitance under the specified operating conditions would be less than 0.1μF. Maximum ESR should be less than 200mΩ.
Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1μF to 1.0μF, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2Ω, a 0.1μF input capacitor may be necessary to ensure stability.