ZHCSGP8 September 2017 TLV742P
PRODUCTION DATA.
NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
The TLV742P is a LDO with low quiescent current that delivers excellent line and load transient performance. This LDO regulator offers current limit and thermal protection. The operating junction temperature of this device series is –40°C to +125°C.
Provide an input supply with adequate headroom to meet minimum VIN requirements (as listed in Table 1), compensate for the GND pin current, and to power the load.
PARAMETER | DESIGN REQUIREMENT |
---|---|
Input voltage | 1.8 V to 3.6 V |
Output voltage | 1.2 V |
Output current | 100 mA |
Generally, 1-µF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.
However, the TLV742P is designed to be stable with an effective capacitance of 0.1 µF or larger at the output. As a result, the device is stable with capacitors of other dielectric types if the effective capacitance under operating bias voltage and temperature is greater than 0.1 µF. This effective capacitance refers to the capacitance that the LDO detects under operating bias voltage and temperature conditions; that is, the capacitance after taking bias voltage and temperature derating into consideration. In addition to using less expensive dielectrics, this stability with 0.1-µF effective capacitance enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications.
Using a 0.1-µF rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions is less than 0.1 µF. Maximum ESR must be less than
200 mΩ.
Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-µF to
1-µF, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be required if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2-Ω, a 0.1-µF input capacitor may be required to ensure stability.
The TLV742P series of LDOs use a PMOS pass transistor to achieve low dropout. When (VIN – VOUT) is less than the dropout voltage (VDO), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the RDS(ON) of the PMOS pass element. VDO scales approximately with output current because the PMOS device functions similar to a resistor in dropout.
PSRR and transient response degrade when (VIN – VOUT) approaches dropout.
Increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases the duration of the transient response.
VOUT = 1.2 V |
VOUT = 1.2 V |
VOUT = 1.2 V, IOUT = 200 mA |
VOUT = 1.2 V, IOUT = 200 mA |
VOUT = 1.2 V, IOUT = 150 mA |
VOUT = 1.2 V, IOUT = 150 mA |
VOUT = 1.2 V, IOUT = 30 mA |
Place at least one 1-µF ceramic capacitor as close as possible to the OUT pin of the regulator.
Do not place the output capacitor more than 10 mm away from the regulator.
Connect a 1-µF low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator for improved transient performance.
Do not exceed the absolute maximum ratings.