ZHCSJX8J August 2018 – May 2021 TLV803E , TLV809E , TLV810E
PRODMIX
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
COMMON PARAMETERS | |||||||
VDD | Input supply voltage | 1.7 | 6 | V | |||
VIT– | Input threshold voltage accuracy | TA= –40℃ to 125℃ | –2 | 0.5 | 2 | % | |
VHYS | Hysteresis voltage | Hysteresis from VIT– | 0.9 | 1.2 | 1.5 | % | |
IDD | Supply current into VDD pin | VDD = 3.3 V; VDD > VIT+ (1) | 0.25 | 1 | µA | ||
VDD = 6 V | 0.4 | 1.2 | µA | ||||
R MR | Manual reset pin internal pull-up resistance | X2SON (DPW) package only | 100 | kΩ | |||
V MR_L | Manual reset pin logic low input | 0.4 | V | ||||
V MR_H | Manual reset pin logic high input | 0.8VDD | V | ||||
TLV809E (Push-Pull Active-Low) | |||||||
VPOR | Power on reset voltage (2) | VOL ≤ 300 mV, IOUT(Sink) = 15 µA | 700 | mV | |||
VOL | Low level output voltage |
VDD = 1.7 V, VDD < VIT–, IOUT(Sink) = 500 µA | 300 | mV | |||
VDD = 3.3 V, VDD < VIT–, IOUT(Sink) = 2 mA | 300 | mV | |||||
VOH | High level output voltage |
VDD = 6 V, VDD > VIT+, IOUT(Source) = 4 mA | 0.8VDD | V | |||
VDD = 3.3 V, VDD > VIT+, IOUT(Source) = 2 mA | 0.8VDD | V | |||||
TLV803E (Open-Drain Active-Low) | |||||||
VPOR | Power on reset voltage (2) | VOL ≤ 300 mV, IOUT(Sink) = 15 µA | 700 | mV | |||
VOL | Low level output voltage |
VDD = 1.7 V, VDD < VIT–, IOUT(Sink) = 500 µA | 300 | mV | |||
VDD = 3.3 V, VDD < VIT–, IOUT(Sink) = 2 mA | 300 | mV | |||||
Ilkg(OD) | Open drain output leakage current | VDD = VPULLUP = 6 V, VDD > VIT+ | 100 | 350 | nA | ||
TLV810E (Push-Pull Active-High) | |||||||
VOH | High level output voltage |
VDD = 3.3 V, VDD < VIT–, IOUT(Source) = 2 mA | 0.8VDD | V | |||
VDD = 1.7 V, VDD < VIT–, IOUT(Source) = 500 µA | 0.8VDD | V | |||||
VPOR | Power on Reset Voltage | VOH ≥ 720 mV, IOUT(Source) = 15 µA | 900 | mV | |||
VOL | Low level output voltage |
VDD = 6 V, VDD > VIT+, IOUT(Sink) = 2 mA | 300 | mV | |||
VDD = 3.3 V, VDD > VIT+, IOUT(Sink) = 500 µA | 300 | mV |