ZHCSMJ5F june 2010 – december 2020 TLV809
PRODUCTION DATA
The device has a RESET output to indicate the status of the input power supply.
RESET is an active low signal, asserting when VDD is below the threshold voltage. When VDD rises above VIT, there is a delay time (td) until RESET deasserts.
RESET is a push-pull output stage.