When the voltage on VDD is lower than V_POR, the device does not have enough bias voltage to internally pull the asserted output low or high and reset voltage level is undefined.