ZHCSQY7 september 2022 TMAG5173-Q1
ADVANCE INFORMATION
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
I2C Interface Fast Mode Plus | ||||||
fI2C_fmp | I2C clock (SCL) frequency | LOAD = 50 pF | 1000 | KHz | ||
twhigh_fmp | High time: SCL logic high time duration | 350 | ns | |||
twlo_wfmp | Low time: SCL logic low time duration | 500 | ns | |||
tsu_cs_fmp | SDA data setup time | 50 | ns | |||
th_cs_fmp | SDA data hold time | 120 | ns | |||
ticr_fmp | SDA, SCL input rise time | 120 | ns | |||
ticf_fmp | SDA, SCL input fall time | 55 | ns | |||
th_ST_fmp | Start condition hold time | 0.1 | µs | |||
tsu_SR_fmp | Repeated start condition setup time | 0.1 | µs | |||
tsu_SP_fmp | Stop condition setup time | 0.1 | µs | |||
tw_SP_SR_fmp | Bus free time between stop and start condition | 0.2 | µs | |||
I2C Interface Fast Mode | ||||||
fI2C | I2C clock (SCL) frequency | LOAD = 50 pF | 400 | KHz | ||
twhigh | High time: SCL logic high time duration | 600 | ns | |||
twlow | Low time: SCL logic low time duration | 1300 | ns | |||
tsu_cs | SDA data setup time | 100 | ns | |||
th_cs | SDA data hold time | 0 | ns | |||
ticr | SDA, SCL input rise time | 300 | ns | |||
ticf | SDA, SCL input fall time | 300 | ns | |||
th_ST | Start condition hold time | 0.3 | µs | |||
tsu_SR | Repeated start condition setup time | 0.3 | µs | |||
tsu_SP | Stop condition setup time | 0.3 | µs | |||
tw_SP_SR | Bus free time between stop and start condition | 0.6 | µs |