ZHCSHX1E March 2018 – August 2021 TMP1075
PRODUCTION DATA
To communicate with the TMP1075, the host must first address devices through an address byte. The device address byte consists of seven address bits and a direction bit indicating the intent of executing a read or write operation.
The TMP1075 features three address pins to allow up to 32 devices (TMP1075N: 4) to be addressed on a single bus interface. Table 9-2 and Table 9-3 describe the pin logic levels used to configure the TMP1075 I2C address. The state of pins A0, A1, and A2 is sampled on every bus communication and must be set prior to any activity on the interface.
A2 | A1 | A0 | 7-BIT ADDRESS | A2 | A1 | A0 | 7-BIT ADDRESS | |
---|---|---|---|---|---|---|---|---|
0 | 0 | SDA | 1000000 | 0 | SDA | SDA | 1010000 | |
0 | 0 | SCL | 1000001 | 0 | SDA | SCL | 1010001 | |
0 | 1 | SDA | 1000010 | 0 | SCL | SDA | 1010010 | |
0 | 1 | SCL | 1000011 | 0 | SCL | SCL | 1010011 | |
1 | 0 | SDA | 1000100 | 1 | SDA | SDA | 1010100 | |
1 | 0 | SCL | 1000101 | 1 | SDA | SCL | 1010101 | |
1 | 1 | SDA | 1000110 | 1 | SCL | SDA | 1010110 | |
1 | 1 | SCL | 1000111 | 1 | SCL | SCL | 1010111 | |
0 | 0 | 0 | 1001000 | 0 | SDA | 0 | 1011000 | |
0 | 0 | 1 | 1001001 | 0 | SDA | 1 | 1011001 | |
0 | 1 | 0 | 1001010 | 0 | SCL | 0 | 1011010 | |
0 | 1 | 1 | 1001011 | 0 | SCL | 1 | 1011011 | |
1 | 0 | 0 | 1001100 | 1 | SDA | 0 | 1011100 | |
1 | 0 | 1 | 1001101 | 1 | SDA | 1 | 1011101 | |
1 | 1 | 0 | 1001110 | 1 | SCL | 0 | 1011110 | |
1 | 1 | 1 | 1001111 | 1 | SCL | 1 | 1011111 |
A0 | 7-BIT ADDRESS |
---|---|
0 | 1001000 |
1 | 1001001 |
SDA | 1001010 |
SCL | 1001011 |