While the output enable pin OE is supplied with a logic high, the device remains in the low power disabled state. This reduces the current consumption substantially and the switches are high impedance. The SEL pin is ignored while the OE remains high. Upon exiting low power mode, the switch status reflects the SEL pin as seen in Table 8-1.