ZHCSAA4B September   2012  – September 2015 TPA3110D2-Q1

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1. 3.1 TPA3110D2-Q1 简化应用原理图
  4. 4 修订历史记录
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 DC Characteristics
    6. 6.6 DC Characteristics
    7. 6.7 AC Characteristics
    8. 6.8 AC Characteristics
    9. 6.9 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 DC Detect
      2. 7.3.2 Short-Circuit Protection and Automatic Recovery Feature
      3. 7.3.3 Thermal Protection
      4. 7.3.4 GVDD Supply
    4. 7.4 Device Functional Modes
      1. 7.4.1 PBTL Select
      2. 7.4.2 Gain Setting Through GAIN0 and GAIN1 Inputs
      3. 7.4.3 SD Operation
      4. 7.4.4 PLIMIT
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 TPA3110D2-Q1 Modulation Scheme
        2. 8.2.2.2 Ferrite Bead Filter Considerations
        3. 8.2.2.3 Efficiency: LC Filter Required With the Traditional Class-D Modulation Scheme
        4. 8.2.2.4 When to Use an Output Filter for EMI Suppression
        5. 8.2.2.5 Input Resistance
        6. 8.2.2.6 Input Capacitor, CI
        7. 8.2.2.7 BSN and BSP Capacitors
        8. 8.2.2.8 Differential Inputs
        9. 8.2.2.9 Using Low-ESR Capacitors
      3. 8.2.3 Application Curve
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11器件和文档支持
    1. 11.1 器件支持
      1. 11.1.1 开发支持
    2. 11.2 文档支持
      1. 11.2.1 相关文档
    3. 11.3 社区资源
    4. 11.4 商标
    5. 11.5 静电放电警告
    6. 11.6 Glossary
  12. 12机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5 Pin Configuration and Functions

PWP Package
28-Pin HTSSOP With PowerPAD™ IC Package
Top View
TPA3110D2-Q1 PinOut_los528.gif

Pin Functions

PIN TYPE DESCRIPTION
NO. NAME
1 SD I Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled), TTL logic levels with compliance to AVCC.
2 FAULT O Open drain output used to display short circuit or DC detect fault status. Voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting FAULT pin to SD pin. Otherwise, both short circuit faults and DC detect faults must be reset by cycling PVCC.
3 LINP I Positive audio input for left channel, biased at 3 V.
4 LINN I Negative audio input for left channel, biased at 3 V.
5 GAIN0 I Gain select least significant bit, TTL logic levels with compliance to AVCC.
6 GAIN1 I Gain select most significant bit, TTL logic levels with compliance to AVCC.
7 AVCC P Analog supply
8 AGND — Analog signal ground, connect to the thermal pad.
9 GVDD O High-side FET gate drive supply. The nominal voltage is 7 V. GVDD should also be used as a supply for the PLIMIT function.
10 PLIMIT I Power limit level adjust. Connect a resistor divider from GVDD to GND to set power limit. Connect directly to GVDD for no power limit.
11 RINN I Negative audio input for right channel, biased at 3 V.
12 RINP I Positive audio input for right channel, biased at 3 V.
13 NC — Not connected
14 PBTL I Parallel BTL mode switch
15 PVCCR P Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.
16 PVCCR P Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.
17 BSPR I Bootstrap I/O for right channel, positive high-side FET
18 OUTPR O Class-D H-bridge positive output for right channel
19 PGND — Power ground for the H-bridges
20 OUTNR O Class-D H-bridge negative output for right channel
21 BSNR I Bootstrap I/O for right channel, negative high-side FET
22 BSNL I Bootstrap I/O for left channel, negative high-side FET
23 OUTNL O Class-D H-bridge negative output for left channel
24 PGND — Power ground for the H-bridges
25 OUTPL O Class-D H-bridge positive output for left channel
26 BSPL I Bootstrap I/O for left channel, positive high-side FET
27 PVCCL P Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.
28 PVCCL P Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |