10.4.2.2 PBTL (Outputs Paralleled after LC filter) Application Printed Circuit Board Layout Example
A. Note: PCB layout example shows
composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer
copper traces. All PCB area not used for traces must be GND copper pour
(transparent on example image)
B. Note T1: PVDD decoupling
bulk capacitors should be as close as possible to the PVDD and GND_X pins, the
heat sink sets the distance. Wide traces should be routed on the top layer with
direct connection to the pins and without going through vias. No vias or traces
must be blocking the current path.
C. Note T2: Close decoupling
of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink
and close to the pins.
D. Note T3: Heat sink needs
to have a good connection to PCB ground.