10.1 Layout Guidelines
Proper routing and placement is important to maintain the signal integrity the CC line signals. The following guidelines apply to the TPD2S300:
- Place the bypass capacitors as close as possible to the VPWR and VM pins, and ESD protection capacitor as close as possible to the VBIAS pin. Capacitors must be attached to a solid ground. This minimizes voltage disturbances during transient events such as short-to-VBUS and ESD strikes.
Standard ESD recommendations apply to the C_CC1 and C_CC2 pins:
- The optimum placement for the device is as close to the connector as possible:
- EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
- The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TPD2S300 and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TPD2S300 and the connector by using rounded corners with the largest radii possible.
- Electric fields tend to build up on corners, increasing EMI coupling.