ZHCSTM4A October 2023 – March 2024 TPS25751
PRODUCTION DATA
I2C, ADCIN1/2, and GPIO pins
Fan these traces out from the TPS25751D, use vias to connect the net to a routing layer if needed. For these nets, use 4mil to 10mil trace width.
I2Cc_SDA/SCL/IRQ (pins 8, 9, and 10) and I2Ct_SCL/SDA/IRQ (pins 16, 17, and 18)
Minimize trace width changes to avoid I2C communication issues.
ADCIN1 and ADCIN2 (pins 2 and 3)
Keep the ADCINx traces away from switching elements. If a resistor divider is used, place the divider close to LDO_3V3 or LDO_1V5.
GPIO (pins 5, 6, 7, 19, 26, 27, 37, 36, and 13)
Separate GPIO traces running in parallel by a trace width. Keep the GPIOx traces away from switching elements.