ZHCSLZ4D May   2020  – September 2021 TPS25850-Q1 , TPS25851-Q1 , TPS25852-Q1

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 说明（续）
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Timing Requirements
    7. 8.7 Switching Characteristics
    8. 8.8 Typical Characteristics
  9. 9 Parameter Measurement Information
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1  Power-Down or Undervoltage Lockout
      2. 10.3.2  Input Overvoltage Protection (OVP) - Continuously Monitored
      3. 10.3.3  Buck Converter
      4. 10.3.4  FREQ/SYNC
      5. 10.3.5  Bootstrap Voltage (BOOT)
      6. 10.3.6  Minimum ON-Time, Minimum OFF-Time
      7. 10.3.7  Internal Compensation
      8. 10.3.8  Selectable Output Voltage (VSET)
      9. 10.3.9  Current Limit and Short Circuit Protection
        1. 10.3.9.1 USB Switch Programmable Current Limit (ILIM)
        2. 10.3.9.2 Interlocking for Two-Level USB Switch Current Limit
        3. 10.3.9.3 Cycle-by-Cycle Buck Current Limit
        4. 10.3.9.4 OUT Current Limit
      10. 10.3.10 Cable Compensation
      11. 10.3.11 Thermal Management With Temperature Sensing (TS) and OTSD
      12. 10.3.12 Thermal Shutdown
      13. 10.3.13 USB Enable On/Off Control (TPS25852-Q1)
      14. 10.3.14 FAULT Indication (TPS25851-Q1 and TPS25852-Q1)
      15. 10.3.15 USB Specification Overview
      16. 10.3.16 USB Type-C® Basics
        1. 10.3.16.1 Configuration Channel
        2. 10.3.16.2 Detecting a Connection
        3. 10.3.16.3 Plug Polarity Detection (TPS25851-Q1)
      17. 10.3.17 USB Port Operating Modes
        1. 10.3.17.1 USB Type-C® Mode
        2. 10.3.17.2 Dedicated Charging Port (DCP) Mode (TPS25850-Q1 Only)
          1. 10.3.17.2.1 DCP BC1.2 and YD/T 1591-2009
          2. 10.3.17.2.2 DCP Divider-Charging Scheme
          3. 10.3.17.2.3 DCP 1.2-V Charging Scheme
        3. 10.3.17.3 DCP Auto Mode (TPS25850-Q1)
    4. 10.4 Device Functional Modes
      1. 10.4.1 Shutdown Mode
      2. 10.4.2 Active Mode
  11. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Typical Applications
      1. 11.2.1 Design Requirements
      2. 11.2.2 Detailed Design Procedure
        1. 11.2.2.1 Output Voltage Setting
        2. 11.2.2.2 Switching Frequency
        3. 11.2.2.3 Inductor Selection
        4. 11.2.2.4 Output Capacitor Selection
        5. 11.2.2.5 Input Capacitor Selection
        6. 11.2.2.6 Bootstrap Capacitor Selection
        7. 11.2.2.7 Undervoltage Lockout Set-Point
        8. 11.2.2.8 Cable Compensation Set-Point
      3. 11.2.3 Application Curves
  12. 12Power Supply Recommendations
  13. 13Layout
    1. 13.1 Layout Guidelines
    2. 13.2 Layout Example
    3. 13.3 Ground Plane and Thermal Considerations
  14. 14Device and Documentation Support
    1. 14.1 接收文档更新通知
    2. 14.2 支持资源
    3. 14.3 Trademarks
    4. 14.4 Electrostatic Discharge Caution
    5. 14.5 术语表
  15. 15Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7 Pin Configuration and Functions

GUID-20201005-CA0I-XZ7Q-LNQD-LQVJMJBV46JM-low.gif Figure 7-1 TPS25850-Q1 RPQ Package25-Pin (QFN)Top View
GUID-20201005-CA0I-69C7-GDN9-NMB67BWG9Z06-low.gif Figure 7-2 TPS25851-Q1 RPQ Package25-Pin (QFN)Top View
GUID-20201005-CA0I-XGVQ-C6MR-WVBTCFKG613B-low.gif Figure 7-3 TPS25852-Q1 RPQ Package25-Pin (QFN)Top View
Table 7-1 Pin Functions for TPS25850-Q1 RPQ Package
NAME NO. TYPE (1) DESCRIPTION
VSET 1 A Output Voltage Setting. Short to GND to set the 5.17-V output voltage. Float or pull up to VSENSE to set 5.1-V output voltage. Tie to GND through a 40.2-KΩ resistor to set 5.3-V output voltage. Tie to GND through a 80.6-KΩ resistor to set 5.4-V output voltage.
TS 2 A Temperature Sense terminal. Connect the TS input to the NTC thermistor.
BIAS 3 P Input of internal bias supply. Must connect to the SENSE pin directly. Power the internal circuit.
PA_DP 4 A D+ data line. Connect to USB Port A connector.
PA_DM 5 A D- data line. Connect to USB Port A connector.
AGND 6 P Analog ground terminal. Connect AGND to PGND.
PA_CC1 7 A Connect to Type-C Port A CC1 pin. Analog input, output, or both.
PA_CC2 8 A Connect to Type-C Port A CC2 pin. Analog input, output, or both.
ILIM 9 A Current Limit program. Connect a resistor to set the current limit threshold. Short to GND to set the default 3.55-A current limit.
PA_BUS 10 P Port A BUS output.
SENSE 11 P Output Voltage Sensing. External load on this pin is strictly prohibited. Connect to the other side of the external inductor.
PB_BUS 12 P Port B BUS output.
OUT 13 P Output pin. Provide 5.1-V voltage to power external load with max 200-mA capability. The voltage follows the VSET setting.
PB_CC2 14 A Connect to Type-C Port B CC2 pin. Analog input, output, or both.
PB_CC1 15 A Connect to Type-C Port B CC1 pin. Analog input, output, or both.
PGND 16,24,25 P Power Ground terminal. Connected to the source of LS FET internally. Connect to system ground, AGND, and the ground side of the CIN and COUT capacitors. The path to CIN must be as short as possible.
PB_DM 17 A D– data line. Connect to USB port B connector.
PB_DP 18 A D+ data line. Connect to USB port B connector.
FREQ/ SYNC 19 A Switching Frequency Program and External Clock Input. Connect a resistor from FREQ to GND to set the switching frequency.
EN/UV 20 A Enable pin. Precision enable controls the regulator switching action and type-C. Do not float. High = on, Low = off. Can be tied to SENSE directly. Precision enable input allows adjustable UVLO by external resistor divider if tie to IN pin.
BOOT 21 P Bootstrap capacitor connection. Internally, the BOOT connects to the cathode of the boost-strap diode. Connect the 0.1-μF bootstrap capacitor from SW to BOOT.
IN 22 P Input power. Connected to external DC supply. Expected range of bypass capacitors is 1 μF to 10 μF, connect from IN to PGND. Can withstand up to 36 V without damage but operating is suspended if VIN is above the 26-V OVP threshold.
SW 23 P Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to output inductor.
(1) A = Analog, P = Power, G = Ground.
Table 7-2 Pin Functions for TPS25851-Q1 RPQ Package
NAME NO. TYPE (1) DESCRIPTION
VSET 1 A Output voltage setting. Short to GND to set the 5.17-V output voltage. Float or pull up to VSENSE to set 5.1-V output voltage. Tie to GND through a 40.2-KΩ resistor to set 5.3-V output voltage. Tie to GND through a 80.6-KΩ resistor to set 5.4-V output voltage.
TS 2 A Temperature Sense terminal. Connect the TS input to the NTC thermistor.
BIAS 3 P Input of internal bias supply. Must connect to the SENSE pin directly. Power the internal circuit.
PA_FAULT 4 A USB Port A Fault indication. /PA_FAULT indicates overcurrent on PA_BUS or overtemperature conditions. /PA_FAULT is an open drain in normal conditions. Pull /PA_FAULT low during fault conditions.
PA_POL 5 A Polarity open-drain logic output. Signals which Type-C CC pin is connected to the CC line. This gives the information needed to mux the super speed lines. Asserted when the Port A CC2 pin is connected to the CC line in cable.
AGND 6 P Analog ground terminal. Connect AGND to PGND.
PA_CC1 7 A Connect to Type-C Port A CC1 pin. Analog input, output, or both.
PA_CC2 8 A Connect to Type-C Port A CC2 pin. Analog input, output, or both.
ILIM 9 A Current Limit program. Connect a resistor to set the current limit threshold. Short to GND to set the default 3.55-A current limit.
PA_BUS 10 P Port A BUS output.
SENSE 11 P Output Voltage Sensing. External load on this pin is strictly prohibited. Connect to the other side of the external inductor.
PB_BUS 12 P Port B BUS output.
OUT 13 P Output pin. Provide 5.1-V voltage to power external load with max 200-mA capability. The voltage follows the VSET setting.
PB_CC2 14 A Connect to Type-C Port B CC2 pin. Analog input, output, or both.
PB_CC1 15 A Connect to Type-C Port B CC1 pin. Analog input, output, or both.
PGND 16,24,25 P Power Ground terminal. Connected to the source of LS FET internally. Connect to system ground, AGND, and the ground side of the CIN and COUT capacitors. Path to CIN must be as short as possible.
PB_POL 17 A Polarity open-drain logic output. Signals which Type-C CC pin is connected to the CC line. This gives the information needed to mux the super speed lines. Asserted when the port B CC2 pin is connected to the CC line in cable.
PB_FAULT 18 A USB Port B Fault Indication. /PB_FAULT indicates overcurrent on PB_BUS or overtemperature conditions. /PB_FAULT is an open drain in normal conditions. Pull /PB_FAULT low during fault conditions.
FREQ/ SYNC 19 A Switching Frequency Program and External Clock Input. Connect a resistor from FREQ to GND to set the switching frequency.
EN/UV 20 A Enable pin. Precision enable controls the regulator switching action and type-C. Do not float. High = on, Low = off. Can be tied to SENSE directly. Precision enable input allows adjustable UVLO by external resistor divider if tie to IN pin.
BOOT 21 P Bootstrap capacitor connection. Internally, the BOOT is connected to the cathode of the booststrap diode. Connect the 0.1-μF bootstrap capacitor from SW to BOOT.
IN 22 P Input power. Connected to external DC supply. Expected range of bypass capacitors is 1 μF to 10 μF, connect from IN to PGND. Withstand up to 36 V without damage but operating is suspended if VIN is above the 26-V OVP threshold.
SW 23 P Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to output inductor.
(1) A = Analog, P = Power, G = Ground.
Table 7-3 Pin Functions for TPS25852-Q1 RPQ Package
NAME NO. TYPE (1) DESCRIPTION
VSET 1 A Output Voltage Setting. Short to GND to set the 5.17-V output voltage. Float or pull up to VSENSE to set 5.1-V output voltage. Tie to GND through a 40.2-KΩ resistor to set 5.3-V output voltage. Tie to GND through a 80.6-KΩ resistor to set 5.4-V output voltage.
TS 2 A Temperature Sense terminal. Connect the TS input to the NTC thermistor.
BIAS 3 P Input of internal bias supply. Must connect to the SENSE pin directly. Power the internal circuit.
PA_FAULT 4 A USB Port A Fault Indication. /PA_FAULT indicates overcurrent on PA_BUS or overtemperature conditions. /PA_FAULT is an open drain in normal conditions. Pull /PA_FAULT low during fault conditions.
PA_EN 5 A USB Port A Enable pin. To control the USB port A channel load switch ON/OFF. When pull-low, the pin turns off the port A USB power and CC1/2 current and voltage. When pull-high, the pin turns on the port A USB power and CC1/2 current and voltage. Can be tied to SENSE directly to automatically turn on USB port.
AGND 6 P Analog ground terminal. Connect AGND to PGND.
PA_CC1 7 A Connect to Type-C Port A CC1 pin. Analog input, output, or both.
PA_CC2 8 A Connect to Type-C Port A CC2 pin. Analog input, output, or both.
ILIM 9 A Current Limit program. Connect a resistor to set the current limit threshold. Short to GND to set the default 3.55-A current limit.
PA_BUS 10 P Port A BUS output.
SENSE 11 P Output Voltage Sensing, external load on this pin is strictly prohibited. Connect to the other side of the external inductor.
PB_BUS 12 P Port B BUS output,
OUT 13 P Output pin. Provide 5.1-V voltage to power external load with max 200-mA capability. The voltage follows the VSET setting.
PB_CC2 14 A Connect to Type-C Port B CC2 pin. Analog input, output, or both.
PB_CC1 15 A Connect to Type-C Port B CC1 pin. Analog input, output, or both.
PGND 16,24,25 P Power Ground Terminal. Connected to the source of LS FET internally. Connect to system ground, AGND, and the ground side of CIN and COUT capacitors. Path to CIN must be as short as possible.
PB_EN 17 A USB Port B Enable pin. To control the USB port B channel load switch ON/OFF. When pull-low, the pin turns off the port B USB power and CC1/2 current and voltage. When pull-high, the pin turns on the port B USB power and CC1/2 current and voltage. Can be tied to SENSE directly to automatically turn on USB port.
PB_FAULT 18 A USB Port B Fault Indication. /PB_FAULT indicates overcurrent on PB_BUS or overtemperature conditions. /PB_FAULT is an open drain in normal conditions. Pull /PB_FAULT low during fault conditions.
FREQ/ SYNC 19 A Switching Frequency Program and External Clock Input. Connect a resistor from FREQ to GND to set the switching frequency.
EN/UV 20 A Enable pin. Precision enable controls the regulator switching action and type-C. Do not float. High = on, Low = off. Can be tied to SENSE directly. Precision enable input allows adjustable UVLO by external resistor divider if tie to IN pin.
BOOT 21 P Bootstrap capacitor connection. Internally, the BOOT is connected to the cathode of the booststrap diode. Connect the 0.1-μF bootstrap capacitor from SW to BOOT.
IN 22 P Input power. Connected to external DC supply. Expected range of bypass capacitors is 1 μF to 10 μF. Connect from IN to PGND. Withstand up to 36 V without damage but operating is suspended if VIN is above the 26-V OVP threshold.
SW 23 P Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to output inductor.
(1) A = Analog, P = Power, G = Ground.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |