ZHCSMM1C April 2023 – February 2024 TPS274C65
PRODUCTION DATA
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
tSPI | SPI clock (SCLK) period | CSDO = 30 pF; |
100 | ns | ||
thigh | High time: SCLK logic high-time duration | 45 | ns | |||
tlow | Low time: SCLK logic low-time duration | 45 | ns | |||
tsucs | NCS setup time: Time delay between falling edge of NCS and rising edge of SCLK | 45 | ns | |||
tsu_SDI | SDI setup time: Setup time of SDI before the falling edge of SCLK | 15 | ns | |||
th_SDI | SDI hold time: Hold time of SDI before the falling edge of SCLK | 30 | ns | |||
td_SDO | Delay time: Time delay from rising edge of SCLK to data valid at SDO | 30 | ns | |||
thcs | Hold time: Time between the falling edge of SCLK and rising edge of NCS | 45 | ns | |||
tdis_cs | nCS disable time, nCS high to SDO high impedance | 10 | ns | |||
thics | SPI transfer inactive time (time between two transfers) during which NCS must remain high | 500 | ns |