The MR input allows an external logic signal from processors, logic circuits, and/or discrete sensors to force a reset signal regardless of V_DD with respect to V_IT– or the state of the watchdog timer. A low level at MR causes the reset signals to become active.