ZHCSO90A november   2022  – april 2023 TPS36-Q1

PRODUCTION DATA  

  1.   1
  2. 特性
  3. 应用
  4. 说明
  5. Revision History
  6. 器件比较
  7. Pin Configuration and Functions
  8. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Switching Characteristics
    8. 7.8 Timing Diagrams
    9. 7.9 Typical Characteristics
  9. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
      1. 8.3.1 Voltage Supervisor
      2. 8.3.2 Window Watchdog Timer
        1. 8.3.2.1 tWC (Close Window) Timer
        2. 8.3.2.2 tWO (Open Window) Timer
        3. 8.3.2.3 Watchdog Enable Disable Operation
        4. 8.3.2.4 tSD Watchdog Start Up Delay
        5. 8.3.2.5 SET Pin Behavior
      3. 8.3.3 Manual RESET
      4. 8.3.4 RESET and WDO Output
    4. 8.4 Device Functional Modes
  10. Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 CRST Delay
        1. 9.1.1.1 Factory-Programmed Reset Delay Timing
        2. 9.1.1.2 Adjustable Capacitor Timing
      2. 9.1.2 Watchdog Window Functionality
        1. 9.1.2.1 Factory-Programmed watchdog Timing
        2. 9.1.2.2 Adjustable Capacitor Timing
    2. 9.2 Typical Applications
      1. 9.2.1 Design 1: Monitoring Microcontroller Supply and Watchdog During Operational and Sleep Modes
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Setting Voltage Threshold
          2. 9.2.1.2.2 Determining Window Timings During Operation and Sleep Modes
          3. 9.2.1.2.3 Meeting the Minimum Reset Delay
          4. 9.2.1.2.4 Setting the Watchdog Window
          5. 9.2.1.2.5 Calculating the RESET Pullup Resistor
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 接收文档更新通知
    2. 10.2 支持资源
    3. 10.3 Trademarks
    4. 10.4 静电放电警告
    5. 10.5 术语表
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Timing Requirements

At 1.04 V ≤ VDD ≤ 6 V, MR = Open, RESET pull-up resistor (Rpull-up) = 100 kΩ to VDD, WDO pull-up resistor (Rpull-up) = 100 kΩ to VDD, output RESET / WDO load (CLOAD) = 10 pF and over operating free-air temperature range –40℃ to 125℃, unless otherwise noted. VDD ramp rate ≤ 1 V/µs. Typical values are at TA = 25℃
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
tGI_VIT– Glitch immunity VIT–
5% VIT– overdrive(1)
15 µs
tMR_PW MR pin pulse duration to assert reset 100 ns
tP-WD WDI pulse duration to start next frame (2) VDD > VIT– 500 ns
tHD-WDEN WD-EN hold time to enable or disable WD operation (2) VDD > VIT– 200 µs
tHD-SETx SETx hold time to change WD timer setting (2) VDD > VIT– 150 µs
tWC Watchdog close window time period Orderable Option TPS36xxxxB 0.8 1 1.2 ms
Orderable Option TPS36xxxxC 4 5 6
Orderable Option TPS36xxxxD 9 10 11
Orderable Option TPS36xxxxE 18 20 22
Orderable Option TPS36xxxxF 45 50 55
Orderable Option TPS36xxxxG 90 100 110
Orderable Option TPS36xxxxH 180 200 220
Orderable Option TPS36xxxxI 0.9 1 1.1 s
Orderable Option TPS36xxxxJ 1.26 1.4 1.54
Orderable Option TPS36xxxxK 1.44 1.6 1.76
Orderable Option TPS36xxxxL 9 10 11
Orderable Option TPS36xxxxM 45 50 55
Orderable Option TPS36xxxxN 90 100 110
tWO Watchdog open window time period SETx pin decide multipler n (n-1) X tWC ms
Overdrive % = [(VDD/ VIT–) – 1] × 100%
Not production tested