ZHCSNK5B March 2021 – November 2023 TPS3704-Q1
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
VDD | Supply Voltage | 1.7 | 6.0 | V | ||
UVLO | Under Voltage Lockout (1) | VDD falling below 1.7 V | 1.2 | 1.4 | 1.6 | V |
UVLO(HYS) | UVLO Hysteresis (2) | VDD rising below 1.7 V | 65 | mV | ||
VPOR | Power on reset voltage (3) | VOL (MAX) = 0.3 V, IOUT = 15 µA | 0.7 | V | ||
VIT Range | Threshold Programming Range | 0.4 | 5.55 | V | ||
VIT- (UV) | UV accuracy (25℃) | 0.1 | % | |||
VIT+ (OV) | OV accuracy (25℃) | 0.1 | % | |||
TOL_min | Tolerance Programming minimum | 3 | % | |||
TOL_max | Tolerance Programming maximum | 11 | % | |||
THR RES Low | Threshold Programming Resolution Low | VIT ≤ 0.8 V | 20 | mV / step | ||
THR RES Mid | Threshold Programming Resolution Mid | 0.8 V < VIT ≤ 4.0 V | 0.5 | % / step | ||
THR RES High | Threshold Programming Resolution High | VIT > 4.0 V | 20 | mV / step | ||
VIT | Accuracy for absolute threshold including tolerance | VIT < 0.8 V | -1.6 | 1.6 | % | |
VIT | Accuracy for absolute threshold including tolerance | VIT = 0.8 V - 5.55 V | -1 | 1 | % | |
VHYS | VIT < 0.80V | 1.1 | 1.4 | 1.7 | % | |
VHYS | VIT ≥ 0.80V | 0.40 | 0.75 | 1 | % | |
IDD | TPS3704x | VDD ≤ 6.0V | 5.5 | 15 | µA | |
ISENSEx | Input current, SENSEx pin | VSENSEx = 5.5 V | 1 | 2.5 | µA | |
ISENSE_ADJ | Input current, SENSE pin (Bypass internal resistor divider)- Adjustible version | VSENSEx = 5.5 V | 350 | nA | ||
VOL | Low level output voltage | VDD = 1.7 V, ISINK = 0.4 mA | 300 | mV | ||
VOL | Low level output voltage | VDD = 2 V, ISINK = 3 mA | 300 | mV | ||
VOL | Low level output voltage | VDD = 6.0 V, ISINK = 5 mA | 300 | mV | ||
I(lkg) | Open drain output leakage current | VDD = VRESETx = 6.0 V | 350 | nA |