ZHCSED3B November 2015 – December 2023 TPS3711
PRODUCTION DATA
When the voltage on VDD is less than the device UVLO voltage, and greater than the power-on reset voltage, V(POR), the OUT signal is asserted regardless of the voltage on SENSE.