ZHCSTJ2A October 2023 – May 2024 TPS3762-Q1
PRODUCTION DATA
DESCRIPTION | SENSE | CTR (1) / MR PIN | VDD PIN | OUTPUT (2) (RESET PIN) | |
---|---|---|---|---|---|
PREVIOUS CONDITION | CURRENT CONDITION | ||||
Normal Operation | SENSE > VITN | SENSE > VITN | Open or capacitor connected | VDD > VDD(MIN) | High |
Undervoltage Detection | SENSE > VITN | SENSE < VITN | Open or capacitor connected | VDD > VDD(MIN) | Low |
Undervoltage Detection | SENSE < VITN | SENSE > VITN | Open or capacitor connected | VDD > VDD(MIN) | Low |
Normal Operation | SENSE < VITN | SENSE > VITN + HYS | Open or capacitor connected | VDD > VDD(MIN) | High |
UVLO Engaged | SENSE > VITN | SENSE > VITN | Open or capacitor connected | VPOR < VDD < VDD(MIN) | Low |
Below VPOR, Undefined Output | SENSE > VITN | SENSE > VITN | Open or capacitor connected | VDD < VPOR | Undefined |
DESCRIPTION | SENSE | CTR (1) / MR PIN | VDD PIN | OUTPUT (2) (RESET PIN) | |
---|---|---|---|---|---|
PREVIOUS CONDITION | CURRENT CONDITION | ||||
Normal Operation | SENSE < VITN | SENSE < VITN | Open or capacitor connected | VDD > VDD(MIN) | High |
Overvoltage Detection | SENSE < VITN | SENSE > VITN | Open or capacitor connected | VDD > VDD(MIN) | Low |
Overvoltage Detection | SENSE > VITN | SENSE < VITN | Open or capacitor connected | VDD > VDD(MIN) | Low |
Normal Operation | SENSE > VITN | SENSE < VITN - HYS | Open or capacitor connected | VDD > VDD(MIN) | High |
UVLO Engaged | SENSE < VITN | SENSE < VITN | Open or capacitor connected | VPOR < VDD < UVLO | Low |
Below VPOR, Undefined Output | SENSE < VITN | SENSE < VITN | Open or capacitor connected | VDD < VPOR | Undefined |