The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below the falling voltage threshold V_IT, the output reset is asserted. When the voltage at the VDD pin rises above the rising voltage threshold (V_IT+ = V_IT + V_HYS), the output reset is deasserted after t_D reset time delay.