ZHCSJ38C December   2018  – August 2019 TPS3840

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     Device Images
      1.      典型应用电路
      2.      TPS3840 典型电源电流
  4. 4 修订历史记录
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Voltage (VDD)
        1. 8.3.1.1 VDD Hysteresis
        2. 8.3.1.2 VDD Transient Immunity
      2. 8.3.2 User-Programmable Reset Time Delay
      3. 8.3.3 Manual Reset (MR) Input
      4. 8.3.4 Output Logic
        1. 8.3.4.1 RESET Output, Active-Low
        2. 8.3.4.2 RESET Output, Active-High
    4. 8.4 Device Functional Modes
      1. 8.4.1 Normal Operation (VDD > VDD(min))
      2. 8.4.2 VDD Between VPOR and VDD(min)
      3. 8.4.3 Below Power-On-Reset (VDD < VPOR)
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design 1: Dual Rail Monitoring with Power-Up Sequencing
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Design 2: Battery Voltage and Temperature Monitor
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
      3. 9.2.3 Design 3: Fast Start Undervoltage Supervisor with Level-shifted Input
        1. 9.2.3.1 Design Requirements
        2. 9.2.3.2 Detailed Design Procedure
      4. 9.2.4 Design 4: Voltage Monitor with Back-up Battery Switchover
        1. 9.2.4.1 Design Requirements
        2. 9.2.4.2 Detailed Design Procedure
      5. 9.2.5 Application Curve: TPS3840EVM
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 器件命名规则
    2. 12.2 社区资源
    3. 12.3 商标
    4. 12.4 静电放电警告
    5. 12.5 Glossary
  13. 13机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7.5 Electrical Characteristics

At 1.5 V ≤ VDD ≤ 10 V, CT = MR = Open, RESET pull-up resistor (Rpull-up) = 100 kΩ to VDD, output reset load (CLOAD) = 10 pF and over the operating free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at TJ = 25°C. 
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
COMMON PARAMETERS
VDD Input supply voltage 1.5 10 V
VIT- Negative-going input threshold accuracy(1) -40°C to 125°C –1.5 1 1.5 %
VHYS Hysteresis on VIT- pin VIT- = 3.1 V to 4.9 V 175 200 225 mV
VHYS Hysteresis on VIT- pin VIT- = 1.6 V to 3.0 V 75 100 125 mV
IDD Supply current into VDD pin VDD = 1.5 V  < VDD < 10 V
VDD > VIT+(3)
TA = -40°C to 125°C		 300 700 nA
VMR_L Manual reset logic low input(2) 600 mV
VMR_H Manual reset logic high input(2) 0.7VDD V
RMR Manual reset internal pull-up resistance 100 kΩ
RCT CT pin internal resistance 350 500 650 kΩ
TPS3840PL (Push-Pull Active-Low)
VPOR Power on Reset Voltage(4) VOL(max) = 200 mV
IOUT(Sink) = 200 nA		 300 mV
VOL Low level output voltage
 		 1.5 V < VDD < 5 V
VDD < VIT-
IOUT(Sink) = 2 mA		 200 mV
VOH High level output voltage
 		 1.5 V < VDD < 5 V
VDD > VIT+(3)
IOUT(Source) = 2 mA		 0.8VDD V
5 V < VDD < 10 V
VDD > VIT+(3)
IOUT(Source) = 5 mA		 0.8VDD V
TPS3840PH (Push-Pull Active-High)
VPOR Power on Reset Voltage(4) VOH, IOUT(Source) = 500 nA 950 mV
VOL Low level output voltage
 		 1.5 V < VDD < 5 V
VDD > VIT+(3)
IOUT(Sink) = 2 mA		 200 mV
1.5 V < VDD < 5 V
VDD > VIT+(3)
IOUT(Sink) = 5 mA		 200 mV
VOH High level output voltage
 		 1.5 V < VDD < 5 V, VDD < VIT-,
IOUT(Source) = 2 mA		 0.8VDD V
TPS3840DL(Open-Drain)
VPOR Power on Reset Voltage(4) VOL(max) = 0.2 V
IOUT (Sink) = 5.6 uA		 950 mV
VOL Low level output voltage
 		 1.5 V < VDD < 5 V
VDD < VIT-
IOUT(Sink) = 2 mA		 200 mV
Ilkg(OD) Open-Drain output leakage current RESET pin in High Impedance,
VDD = VRESET = 5.5 V
VIT+ < VDD 		90 nA
(1) VIT- threshold voltage range from 1.6 V to 4.9 V in 100 mV steps, for released versions see Device Voltage Thresholds table.
(2) If the logic signal driving MR is less than VDD, then additional current flows into VDD and out of MR
(3) VIT+ = VHYS + VIT-
(4) VPOR is the minimum VDD voltage level for a controlled output state. VDD slew rate  ≤ 100mV/µs
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |