ZHCSFP1A November 2016 – September 2021 TPS3851
PRODUCTION DATA
PARAMETER | DESIGN REQUIREMENT | DESIGN RESULT |
---|---|---|
Watchdog disable for initialization period | Watchdog must remain disabled for 5 seconds until logic enables the watchdog timer | 5.02 seconds (typ) |
Output logic voltage | 1.8-V CMOS | 1.8V CMOS |
Monitored rail | 1.8 V with a 5% threshold | Worst-case VITN = 1.714 V – 4.7% |
Watchdog timeout | 10 ms typical | tWD(min) = 7.3 ms, tWD(TYP) = 9.1 ms, tWD(max) = 11 ms |
Maximum device current consumption | 50 µA | 37 µA when RESET or WDO is asserted (1) |