SLUS772G March 2008 – June 2020 TPS40210 , TPS40211
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
PIN | I/O | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
BP | 9 | O | Regulator output pin. Connect a 1.0-μF bypass capacitor from this pin to GND. |
COMP | 4 | O | Error amplifier output. Connect control loop compensation network between COMP pin and FB pin. |
DIS/ EN | 3 | I | Disable pin. Pulling this pin high places the part into a shutdown mode. Shutdown mode is characterized by a very low quiescent current. While in shutdown mode, the functionality of all blocks is disabled and the BP regulator is shut down. This pin has an internal 1 MΩ pulldown resistor to GND. Leaving this pin unconnected enables the device. |
FB | 5 | I | Error amplifier inverting input. Connect a voltage divider from the output to this pin to set output voltage. Compensation network is connected between this pin and COMP. |
GDRV | 8 | O | Connect the gate of the power N channel MOSFET to this pin. |
GND | 6 | - | Device ground. |
ISNS | 7 | I | Current sense pin. Connect an external current sensing resistor between this pin and GND. The voltage on this pin is used to provide current feedback in the control loop and detect an overcurrent condition. An overcurrent condition is declared when ISNS pin voltage exceeds the overcurrent threshold voltage, 150 mV typical. |
RC | 1 | I | Switching frequency setting pin. Connect a resistor from RC pin to VDD of the IC power supply and a capacitor from RC to GND. |
SS | 2 | I | Soft-start time programming pin. Connect capacitor from SS pin to GND to program converter soft-start time. This pin also functions as a timeout timer when the power supply is in an overcurrent condition. |
VDD | 10 | I | System input voltage. Connect a local bypass capacitor from this pin to GND. Depending on the amount of required slope compensation, this pin can be connected to the converter output. See Section 8.1 section for additional details. |