SUPPLY AND ENABLE |
VIN |
Input voltage range |
4.5 |
|
38 |
V |
VUV |
Input undervoltage threshold |
VIN falling |
3.7 |
3.9 |
4 |
V |
VIN rising |
3.9 |
4.1 |
4.3 |
V |
Vhys |
Undervoltage lockout hysteresis |
|
200 |
|
mV |
IQ |
Operating quiescent current into VIN |
Device non-switching, RT = 115 kΩ, VFB = 2 V |
|
600 |
800 |
µA |
ISD |
Shutdown current |
VEN = 0.4 V |
|
1.5 |
5 |
µA |
VEN |
EN pin voltage threshold to standby |
VEN ramping down |
0.4 |
0.7 |
0.9 |
V |
EN pin voltage threshold to enable the device |
VEN ramping up |
1.12 |
1.21 |
1.29 |
V |
EN pin voltage threshold to disable the device |
VEN ramping down |
1 |
1.14 |
1.28 |
V |
IEN |
EN pin pullup current |
VEN = 1 V |
|
1.8 |
|
µA |
EN pin hysteresis current |
VEN = 1.3 V |
|
3.2 |
4.6 |
µA |
tEN |
EN to start switching time |
CVCC = 0.47 µF |
|
125 |
|
µs |
VCC |
VCC voltage |
TPS43060 |
VIN = 12 to 38 V, IVCC = 0 µA |
|
7.5 |
|
V |
VIN = 4.5 V, IVCC = 0 µA |
|
4.5 |
|
V |
TPS43061 |
VIN = 12 to 38 V, IVCC = 0 µA |
|
5.5 |
|
V |
VIN = 4.5 V, IVCC = 0 µA |
|
4.5 |
|
V |
IVCC |
VCC pin maximum output current |
50 |
|
|
mA |
VOLTAGE REFERENCE AND ERROR AMPLIFIER |
VREF |
Feedback voltage reference |
TJ = 25°C |
1.21 |
1.22 |
1.23 |
V |
TJ = –40°C to 150°C |
1.195 |
1.22 |
1.244 |
|
IFB |
Error amplifier input bias current |
|
20 |
|
nA |
ICOMP |
COMP pin sink current |
VFB = VREF + 250 mV, VCOMP = 1.5 V |
|
160 |
|
µA |
COMP pin source current |
VFB = VREF – 250 mV, VCOMP = 1.5 V |
|
160 |
|
µA |
VCLAMP |
COMP pin clamp voltage |
High clamp, VFB = 1 V |
|
2.1 |
|
V |
Low clamp, VFB = 1.5 V |
|
0.7 |
|
|
COMP pin threshold |
Duty cycle = 0% |
|
1 |
|
V |
Gea |
Error amplifier transconductance |
|
1.1 |
|
mS |
Rea |
Error amplifier output resistance |
|
10 |
|
MΩ |
Fea |
Error amplifier crossover frequency |
|
2 |
|
MHz |
CURRENT SENSE |
VCSmax |
Maximum current sense threshold |
At 0% duty cycle |
64 |
73 |
82 |
mV |
Maximum current sense threshold |
At max duty cycle |
50 |
61 |
72 |
mV |
VRCsns |
Reverse current sense threshold |
|
3.8 |
|
mV |
ISNS+ |
Sense+ pin current |
|
70 |
|
µA |
ISNS– |
Sense– pin current |
|
70 |
|
µA |
RT/CLK |
ƒSW |
Switching frequency |
Operating frequency range using resistor timing mode |
50 |
|
1000 |
kHz |
RT = 115 kΩ |
450 |
500 |
550 |
kHz |
RT = 75 kΩ |
675 |
750 |
825 |
kHz |
VRT/CLK |
RT/CLK pin voltage |
|
0.5 |
|
V |
tCLK-min |
Minimum input clock pulse duration |
PLL = 500 kHz |
|
14 |
60 |
ns |
vCLK-H |
RT/CLK high threshold |
|
1.78 |
2 |
V |
ƒCLK |
RT/CLK low threshold |
0.4 |
1.35 |
|
V |
PLL frequency sync range |
300 |
|
1000 |
kHz |
tPLLIN |
PLL lock in time |
|
100 |
250 |
µs |
tPLLEXIT |
Last RT/CLK falling edge to return to resistor timing mode if CLK is not present |
|
140 |
250 |
µs |
POWER SWITCH DRIVERS |
RLDRV |
LDRV pullup resistance |
TPS43060 |
VIN = 12 to 40 V |
|
2 |
|
Ω |
VIN = 4.5 V |
|
3 |
|
TPS43061 |
VIN = 12 to 40 V |
|
2.5 |
|
Ω |
VIN = 4.5 V |
|
3 |
|
LDRV pulldown resistance |
TPS43060 |
VIN = 12 to 40 V |
|
1.2 |
|
Ω |
VIN = 4.5 V |
|
2 |
|
TPS43061 |
VIN = 12 to 40 V |
|
1.6 |
|
Ω |
VIN = 4.5 V |
|
2 |
|
RHDRV |
HDRV pullup resistance |
TPS43060 |
VIN = 12 to 40 V |
|
2 |
|
Ω |
VIN = 4.5 V |
|
2.8 |
|
TPS43061 |
VIN = 12 to 40 V |
|
5 |
|
Ω |
VIN = 4.5 V |
|
5.5 |
|
HDRV pulldown resistance |
TPS43060 |
VIN = 12 to 40 V |
|
1.2 |
|
Ω |
VIN = 4.5 V |
|
1.9 |
|
TPS43061 |
VIN = 12 to 40 V |
|
3 |
|
Ω |
VIN = 4.5 V |
|
3.7 |
|
tHR |
High-side gate rise time, 10% to 90% |
TPS43060 |
CLOAD = 2.2 nF, VIN = 12 to 40 V |
|
15 |
|
ns |
TPS43061 |
|
20 |
|
tHF |
High-side gate fall time, 90% to 10% |
TPS43060 |
CLOAD = 2.2 nF, VIN = 12 to 40 V |
|
10 |
|
ns |
TPS43061 |
|
15 |
|
tLR |
Low-side gate rise time, 10% to 90% |
TPS43060 |
CLOAD = 2.2 nF, VIN = 12 to 40 V |
|
15 |
|
ns |
TPS43061 |
|
20 |
|
tLF |
Low-side gate fall time, 90% to 10% |
TPS43060 |
CLOAD = 2.2 nF, VIN = 12 to 40 V |
|
10 |
|
ns |
TPS43061 |
|
15 |
|
VF |
BOOT diode forward voltage drop |
TPS43061 |
IF = 10 mA, TA = 25ºC |
|
0.75 |
|
V |
IBOOT |
BOOT pin leakage current |
TPS43061 |
Vr = 60 V |
|
0.1 |
|
µA |
tON |
LDRV minimum on pulse duration |
ƒSW = 500 kHz |
|
100 |
|
ns |
tOFF |
LDRV minimum off pulse duration |
ƒSW = 500 kHz |
|
250 |
|
ns |
tdelay |
Time delay between LDRV fall(50%) to HDRV rise (50%), tnon-overlap1 |
TPS43060, CLOAD = open, ƒSW = 500 kHz |
VIN = 12 V |
|
65 |
|
ns |
VIN = 4.5 V |
|
75 |
|
ns |
TPS43061, CLOAD = open, ƒSW = 500 kHz |
VIN = 12 V |
|
65 |
|
ns |
VIN = 4.5 V |
|
75 |
|
ns |
Time delay between HDRV fall (50%) to LDRV rise (50%), tnon-overlap2 |
TPS43060, CLOAD = open, ƒSW = 500 kHz |
VIN = 12 V |
|
65 |
|
ns |
VIN = 4.5 V |
|
75 |
|
ns |
TPS43061, CLOAD = open, ƒSW = 500 kHz |
VIN = 12 V |
|
65 |
|
ns |
VIN = 4.5 V |
|
75 |
|
ns |
POWER GOOD, SS AND OVP |
PGDL |
PGOOD low threshold |
VFB with respect to feedback voltage reference, VFB falling |
86% |
90% |
93% |
|
PGOOD low hysteresis |
VFB with respect to feedback voltage reference |
|
2% |
|
|
PGDH |
PGOOD high threshold |
VFB with respect to feedback voltage reference, VFB rising |
107% |
110% |
114% |
|
PGOOD high hysteresis |
VFB with respect to feedback voltage reference |
|
2% |
|
|
PGDSC |
PGOOD sink current |
VPGOOD = 0.4 V |
1.8 |
4 |
|
mA |
PGDLK |
PGOOD pin leakage current |
VPGOOD = 7 V |
|
100 |
|
nA |
VIN_PGD |
Minimum VIN for valid PGOOD |
|
|
2.5 |
4.3 |
V |
ISS |
Soft-start bias current |
VSS = 0 V |
|
5 |
|
µA |
RSS |
Soft-start discharge resistance |
|
|
250 |
|
Ω |
VOVP |
OVP threshold |
VFB with respect to feedback voltage reference, VFB rising |
104% |
107% |
110% |
|
OVP hysteresis |
VFB with respect to feedback voltage reference |
|
2% |
|
|
THERMAL SHUTDOWN |
TSD |
Thermal shutdown set threshold |
|
165 |
|
°C |
Thyst |
Thermal shutdown hysteresis |
|
15 |
|
°C |