ZHCSB50K December 2012 – May 2019 TPS50301-HT
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
SUPPLY VOLTAGE (VIN AND PVIN PINS) | ||||||
PVIN operating input voltage | 1.6 | 6.3 | V | |||
VIN operating input voltage | 3 | 6.3 | V | |||
VIN internal UVLO threshold | VIN rising | 2.75 | 3 | V | ||
VIN internal UVLO hysteresis | 50 | mV | ||||
VIN shutdown supply current | EN = 0 V | 2.5 | 8 | mA | ||
VIN operating – non-switching supply current | VSENSE = VBG | 5 | 10 | mA | ||
ENABLE AND UVLO (EN PIN) | ||||||
Enable threshold | Rising | 1.13 | 1.19 | V | ||
Enable threshold | Falling | 0.97 | 1.03 | V | ||
Input current | VEN = 1.1 V | 3.2 | μA | |||
Hysteresis current | VEN = 1.3 V | 3 | μA | |||
VOLTAGE REFERENCE | ||||||
Voltage reference | 0 A ≤ Iout ≤ 3 A | –55°C | 0.767 | 0.795 | 0.805 | V |
25°C | 0.785 | 0.795 | 0.805 | |||
210°C | 0.785 | 0.795 | 0.830 | |||
MOSFET | ||||||
High-side switch resistance | BOOT-PH = 2.2 V | 55 | mΩ | |||
High-side switch resistance(1)(2) | BOOT-PH = 6.3 V | 50 | mΩ | |||
Low-side switch resistance(1)(2) | VIN = 3 V | 50 | mΩ | |||
ERROR AMPLIFIER | ||||||
Error amplifier transconductance (gm)(2) | –2 μA < ICOMP < 2 μA, V(COMP) = 1 V | 1300 | μS | |||
Error amplifier dc gain(2) | VSENSE = 0.8 V | 39000 | V/V | |||
Error amplifier source/sink(2) | V(COMP) = 1 V, 40 mV input overdrive | ±125 | μA | |||
Start switching threshold(2) | 0.25 | V | ||||
COMP to Iswitch gm(2) | 18 | A/V | ||||
CURRENT LIMIT | ||||||
High-side switch current limit threshold | VIN = 6.3 V | 7.8 | 11 | A | ||
Low-side switch sourcing current limit | VIN = 6.3 V | 6 | 10 | A | ||
Low-side switch sinking current limit | VIN = 6.3 V | 3 | A | |||
INTERNAL SWITCHING FREQUENCY | ||||||
Internally set frequency | RT = Open | 395 | 500 | 585 | kHz | |
Externally set frequency | RT = 100 kΩ (1%) | 480 | kHz | |||
RT = 485 kΩ (1%) | 100 | |||||
RT = 47 kΩ (1%) | 1000 | |||||
EXTERNAL SYNCHRONIZATION | ||||||
SYNC out low-to-high rise time (10%/90%) | Cload = 25 pF | 25 | 126 | ns | ||
SYNC out high-to-low fall time (90%/10%) | Cload = 25 pF | 3 | 15 | ns | ||
Falling edge delay time(3) | 180 | ° | ||||
SYNC out high-level threshold | IOH = 50 µA | 2 | V | |||
SYNC out low-level threshold | IOL = 50 µA | 600 | mV | |||
SYNC in low-level threshold | 800 | mV | ||||
SYNC in high-level threshold | 1.85 | V | ||||
SYNC in frequency range | Percent of program frequency | –5% | 5% | |||
100 | 1000 | kHz | ||||
PH (PH PIN) | ||||||
Minimum on time | Measured at 10% to 90% of VIN,
25°C, IPH = 2 A |
94 | 236 | ns | ||
Minimum off time | BOOT-PH ≥ 2.2 V | 500 | ns | |||
BOOT (BOOT PIN) | ||||||
BOOT-PH UVLO | 2.2 | 3 | V | |||
SLOW START AND TRACKING (SS/TR PIN) | ||||||
SS charge current | 2.5 | μA | ||||
SS/TR to VSENSE matching | V(SS/TR) = 0.4 V | 30 | 90 | mV | ||
POWER GOOD (PWRGD PIN) | ||||||
VSENSE threshold | VSENSE falling (fault) | 91 | % Vref | |||
VSENSE rising (good) | 94 | % Vref | ||||
VSENSE rising (fault) | 109 | % Vref | ||||
VSENSE falling (good) | 106 | % Vref | ||||
Output high leakage | VSENSE = Vref, V(PWRGD) = 5 V | 0.03 | 2.9 | µA | ||
Output low | I(PWRGD) = 2 mA | 0.3 | V | |||
Minimum VIN for valid output | V(PWRGD) < 0.5 V at 100 μA | 0.6 | 1 | V | ||
Minimum SS/TR voltage for PWRGD | 1.4 | V |