ZHCSN24A August   2019  – May 2021 TPS53676

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Recommended Operating Conditions
    3. 6.3 ESD Ratings
    4. 6.4 Electrical Specifications
      1. 6.4.1  Thermal Information
      2. 6.4.2  Supply
      3. 6.4.3  DAC and Voltage Feedback
      4. 6.4.4  Control Loop Parameters
      5. 6.4.5  Dynamic VID (DVID) Tuning
      6. 6.4.6  Undershoot Reduction (USR) and Overshoot Reduciton (OSR)
      7. 6.4.7  Dynamic Phase Shedding (DPS)
      8. 6.4.8  Turbo Mode and Thermal Balance Management (TBM)
      9. 6.4.9  Overcurrent Limit (OCL)
      10. 6.4.10 Telemetry
      11. 6.4.11 Phase-Locked Loop and Closed-Loop Frequency Control
      12. 6.4.12 Logic Interface
      13. 6.4.13 Current Sensing and Current Sharing
      14. 6.4.14 Pin Detection Thresholds
      15. 6.4.15 ADDR Pinstrap Decoding
      16. 6.4.16 BOOT_CHA Pinstrap Decoding
      17. 6.4.17 Timing Specifications
      18. 6.4.18 Faults and Converter Protection
      19. 6.4.19 PMBus/AVS Interfaces
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Power-up and initialization
      1. 7.3.1 First power-up
      2. 7.3.2 Boot voltage configuration (BOOT_CHA)
      3. 7.3.3 Power Sequencing
    4. 7.4 Pin connections and bevahior
      1. 7.4.1  Supplies: VCC and VREF
      2. 7.4.2  Differential remote sensing and output voltage scaling: AVSP/AVSN, BVSP/BVSN
      3. 7.4.3  Input current sensing: VIN_CSNIN and CSPIN
      4. 7.4.4  Pin-strap detection and PIN_DETECT_OVERRIDE
      5. 7.4.5  Enable and disable: AVR_EN and BVR_EN
      6. 7.4.6  System feedback: AVR_RDY and BVR_RDY
      7. 7.4.7  Catastrophic fault alert: VR_FAULT#
      8. 7.4.8  Output voltage reset: RESET#
      9. 7.4.9  Synchronization: SYNC
      10. 7.4.10 Smart power stage connections: PWM, CSP and TSEN
      11. 7.4.11 PMBus pins: SMB_DIO, SMB_CLK, and SMB_ALERT#
      12. 7.4.12 AVSBus: AVS_CLK, AVS_MDATA, AVS_SDATA, and AVS_VDDIO
    5. 7.5 Advanced power management functions
      1. 7.5.1 Adaptive voltage scaling or dynamic VID (DVID)
      2. 7.5.2 Output voltage margining
      3. 7.5.3 Power supply telemetry and calibration
        1. 7.5.3.1 Output current calibration
        2. 7.5.3.2 Input current calibration (measured)
        3. 7.5.3.3 Input current calibration (calculated)
      4. 7.5.4 Flexible phase assignment
      5. 7.5.5 Thermal balance management (TBM)
      6. 7.5.6 Dynamic phase adding/shedding (DPA/DPS)
    6. 7.6 Control Loop Theory of Operation
      1. 7.6.1 Adaptive voltage positioning and DC load line (droop)
      2. 7.6.2 DCAP+ conceptual overview
      3. 7.6.3 Off-time control: loop compensation and transient tuning
      4. 7.6.4 On-time control: adaptive ton and autobalance current sharing
      5. 7.6.5 Load transient response
      6. 7.6.6 Forced minimum on-time, minimum off-time and leading-edge blanking time
      7. 7.6.7 Nonlinear: undershoot reduction (USR), overshoot reduction (OSR) and dynamic integration
    7. 7.7 Power supply fault protection
      1. 7.7.1 Host notification and status reporting
      2. 7.7.2 Fault type and response definitions
      3. 7.7.3 Fault behavior summary
      4. 7.7.4 Detailed fault descriptions
        1. 7.7.4.1  Overvoltage fault (OVF) and warning (OVW)
        2. 7.7.4.2  Undervoltage fault (UVF) and warning (UVW)
        3. 7.7.4.3  Maximum turn-on time exceeded (TON_MAX)
        4. 7.7.4.4  Output commanded out-of-bounds (VOUT_MIN_MAX)
        5. 7.7.4.5  Overcurrent fault (OCF), warning (OCW), and per-phase overcurrent limit (OCL)
        6. 7.7.4.6  Current share warning (ISHARE)
        7. 7.7.4.7  Overtemperature fault protection (OTF) and warning (OTW)
        8. 7.7.4.8  Powerstage fault (TAO_HIGH) and powerstage not ready (TAO_LOW)
        9. 7.7.4.9  Input overvoltage fault (VIN_OVF) and warning (VIN_OVW)
        10. 7.7.4.10 Input undervoltage fault (VIN_UVF), warning (VIN_UVW) and turn-on voltage (VIN_ON)
        11. 7.7.4.11 Input overcurrent fault (IIN_OCF) and warning (IIN_OCW)
        12. 7.7.4.12 Input overpower warning (PIN_OPW)
        13. 7.7.4.13 PMBus command, memory and logic errors (CML)
    8. 7.8 Programming
      1. 7.8.1 PMBus Interface
        1. 7.8.1.1 PMBus transaction types
        2. 7.8.1.2 PMBus data formats
          1. 7.8.1.2.1 Example PMBus number format conversions
          2. 7.8.1.2.2 Example system code for PMBus format conversion
        3. 7.8.1.3 Raw non-volatile memory programming
        4.       93
        5. 7.8.1.4 PMBus Command Descriptions
          1. 7.8.1.4.1   (00h) PAGE
          2. 7.8.1.4.2   (01h) OPERATION
          3. 7.8.1.4.3   (02h) ON_OFF_CONFIG
          4. 7.8.1.4.4   (03h) CLEAR_FAULTS
          5. 7.8.1.4.5   (04h) PHASE
          6. 7.8.1.4.6   (05h) PAGE_PLUS_WRITE
          7. 7.8.1.4.7   (06h) PAGE_PLUS_READ
          8. 7.8.1.4.8   (10h) WRITE_PROTECT
          9. 7.8.1.4.9   (15h) STORE_USER_ALL
          10. 7.8.1.4.10  (16h) RESTORE_USER_ALL
          11. 7.8.1.4.11  (19h) CAPABILITY
          12. 7.8.1.4.12  (1Bh) SMBALERT_MASK_WORD
          13. 7.8.1.4.13  (1Bh) SMBALERT_MASK_VOUT
          14. 7.8.1.4.14  (1Bh) SMBALERT_MASK_IOUT
          15. 7.8.1.4.15  (1Bh) SMBALERT_MASK_INPUT
          16. 7.8.1.4.16  (1Bh) SMBALERT_MASK_TEMPERATURE
          17. 7.8.1.4.17  (1Bh) SMBALERT_MASK_CML
          18. 7.8.1.4.18  (1Bh) SMBALERT_MASK_MFR
          19. 7.8.1.4.19  (20h) VOUT_MODE
          20. 7.8.1.4.20  (21h) VOUT_COMMAND
          21. 7.8.1.4.21  (22h) VOUT_TRIM
          22. 7.8.1.4.22  (24h) VOUT_MAX
          23. 7.8.1.4.23  (25h) VOUT_MARGIN_HIGH
          24. 7.8.1.4.24  (26h) VOUT_MARGIN_LOW
          25. 7.8.1.4.25  (27h) VOUT_TRANSITION_RATE
          26. 7.8.1.4.26  (28h) VOUT_DROOP
          27. 7.8.1.4.27  (29h) VOUT_SCALE_LOOP
          28. 7.8.1.4.28  (2Bh) VOUT_MIN
          29. 7.8.1.4.29  (33h) FREQUENCY_SWITCH
          30. 7.8.1.4.30  (34h) POWER_MODE
          31. 7.8.1.4.31  (35h) VIN_ON
          32. 7.8.1.4.32  (38h) IOUT_CAL_GAIN
          33. 7.8.1.4.33  (39h) IOUT_CAL_OFFSET
          34. 7.8.1.4.34  (40h) VOUT_OV_FAULT_LIMIT
          35. 7.8.1.4.35  (41h) VOUT_OV_FAULT_RESPONSE
          36. 7.8.1.4.36  (42h) VOUT_OV_WARN_LIMIT
          37. 7.8.1.4.37  (43h) VOUT_UV_WARN_LIMIT
          38. 7.8.1.4.38  (44h) VOUT_UV_FAULT_LIMIT
          39. 7.8.1.4.39  (45h) VOUT_UV_FAULT_RESPONSE
          40. 7.8.1.4.40  (46h) IOUT_OC_FAULT_LIMIT
          41. 7.8.1.4.41  (47h) IOUT_OC_FAULT_RESPONSE
          42. 7.8.1.4.42  (4Ah) IOUT_OC_WARN_LIMIT
          43. 7.8.1.4.43  (4Fh) OT_FAULT_LIMIT
          44. 7.8.1.4.44  (50h) OT_FAULT_RESPONSE
          45. 7.8.1.4.45  (51h) OT_WARN_LIMIT
          46. 7.8.1.4.46  (55h) VIN_OV_FAULT_LIMIT
          47. 7.8.1.4.47  (56h) VIN_OV_FAULT_RESPONSE
          48. 7.8.1.4.48  (57h) VIN_OV_WARN_LIMIT
          49. 7.8.1.4.49  (58h) VIN_UV_WARN_LIMIT
          50. 7.8.1.4.50  (59h) VIN_UV_FAULT_LIMIT
          51. 7.8.1.4.51  (5Ah) VIN_UV_FAULT_RESPONSE
          52. 7.8.1.4.52  (5Bh) IIN_OC_FAULT_LIMIT
          53. 7.8.1.4.53  (5Ch) IIN_OC_FAULT_RESPONSE
          54. 7.8.1.4.54  (5Dh) IIN_OC_WARN_LIMIT
          55. 7.8.1.4.55  (60h) TON_DELAY
          56. 7.8.1.4.56  (61h) TON_RISE
          57. 7.8.1.4.57  (62h) TON_MAX_FAULT_LIMIT
          58. 7.8.1.4.58  (63h) TON_MAX_FAULT_RESPONSE
          59. 7.8.1.4.59  (64h) TOFF_DELAY
          60. 7.8.1.4.60  (65h) TOFF_FALL
          61. 7.8.1.4.61  (6Bh) PIN_OP_WARN_LIMIT
          62. 7.8.1.4.62  (78h) STATUS_BYTE
          63. 7.8.1.4.63  (79h) STATUS_WORD
          64. 7.8.1.4.64  (7Ah) STATUS_VOUT
          65. 7.8.1.4.65  (7Bh) STATUS_IOUT
          66. 7.8.1.4.66  (7Ch) STATUS_INPUT
          67. 7.8.1.4.67  (7Dh) STATUS_TEMPERATURE
          68. 7.8.1.4.68  (7Eh) STATUS_CML
          69. 7.8.1.4.69  (80h) STATUS_MFR_SPECIFIC
          70. 7.8.1.4.70  (88h) READ_VIN
          71. 7.8.1.4.71  (89h) READ_IIN
          72. 7.8.1.4.72  (8Bh) READ_VOUT
          73. 7.8.1.4.73  (8Ch) READ_IOUT
          74. 7.8.1.4.74  (8Dh) READ_TEMPERATURE_1
          75. 7.8.1.4.75  (96h) READ_POUT
          76. 7.8.1.4.76  (97h) READ_PIN
          77. 7.8.1.4.77  (98h) PMBUS_REVISION
          78. 7.8.1.4.78  (99h) MFR_ID
          79. 7.8.1.4.79  (9Ah) MFR_MODEL
          80. 7.8.1.4.80  (9Bh) MFR_REVISION
          81. 7.8.1.4.81  (9Dh) MFR_DATE
          82. 7.8.1.4.82  (ADh) IC_DEVICE_ID
          83. 7.8.1.4.83  (AEh) IC_DEVICE_REV
          84. 7.8.1.4.84  (B1h) USER_DATA_01 (COMPENSATION_CONFIG)
          85. 7.8.1.4.85  (B2h) USER_DATA_02 (NONLINEAR_CONFIG)
          86. 7.8.1.4.86  (B3h) USER_DATA_03 (PHASE_CONFIG)
          87. 7.8.1.4.87  (B4h) USER_DATA_04 (DVID_CONFIG)
          88. 7.8.1.4.88  (B7h) USER_DATA_07 (PHASE_SHED_CONFIG)
          89. 7.8.1.4.89  (B8h) USER_DATA_08 (AVSBUS_CONFIG)
          90. 7.8.1.4.90  (BAh) USER_DATA_10 (ISHARE_CONFIG)
          91. 7.8.1.4.91  (BBh) USER_DATA_11 (MFR_PROTECTION_CONFIG)
          92. 7.8.1.4.92  (BDh) USER_DATA_13 (MFR_CALIBRATION_CONFIG)
          93. 7.8.1.4.93  (CDh) MFR_SPECIFIC_CD (MULTIFUNCTION_PIN_CONFIG_1)
          94. 7.8.1.4.94  (CEh) MFR_SPECIFIC_CD (MULTIFUNCTION_PIN_CONFIG_2)
          95. 7.8.1.4.95  (CFh) SMBALERT_MASK_EXTENDED
          96. 7.8.1.4.96  (D1h) READ_VOUT_MIN_MAX
          97. 7.8.1.4.97  (D2h) READ_IOUT_MIN_MAX
          98. 7.8.1.4.98  (D3h) READ_TEMPERATURE_MIN_MAX)
          99. 7.8.1.4.99  (D4h) READ_MFR_VOUT
          100. 7.8.1.4.100 (D5h) READ_VIN_MIN_MAX
          101. 7.8.1.4.101 (D6h) READ_IIN_MIN_MAX
          102. 7.8.1.4.102 (D7h) READ_PIN_MIN_MAX
          103. 7.8.1.4.103 (D8h) READ_POUT_MIN_MAX
          104. 7.8.1.4.104 (DAh) READ_ALL
          105. 7.8.1.4.105 (DBh) STATUS_ALL
          106. 7.8.1.4.106 (DCh) STATUS_PHASES
          107. 7.8.1.4.107 (DDh) STATUS_EXTENDED
          108. 7.8.1.4.108 (E0h) AVSBUS_LOG
          109. 7.8.1.4.109 (E3h) MFR_SPECIFIC_E3 (VR_FAULT_CONFIG)
          110. 7.8.1.4.110 (E4h) SYNC_CONFIG
          111. 7.8.1.4.111 (EDh) MFR_SPECIFIC_ED (MISC_OPTIONS)
          112. 7.8.1.4.112 (EEh) MFR_SPECIFIC_EE (PIN_DETECT_OVERRIDE)
          113. 7.8.1.4.113 (EFh) MFR_SPECIFIC_EF (SLAVE_ADDRESS)
          114. 7.8.1.4.114 (F0h) MFR_SPECIFIC_F0 (NVM_CHECKSUM)
          115. 7.8.1.4.115 (F5h) MFR_SPECIFIC_F5 (USER_NVM_INDEX)
          116. 7.8.1.4.116 (F6h) MFR_SPECIFIC_F6 (USER_NVM_EXECUTE)
          117. 7.8.1.4.117 (FAh) NVM_LOCK
          118. 7.8.1.4.118 (FBh) MFR_SPECIFIC_WRITE_PROTECT
      2. 7.8.2 AVSBus Interface
        1. 7.8.2.1 AVSBus transaction types
        2. 7.8.2.2 Example AVSBus Frames
        3. 7.8.2.3 Example AVSBus number format conversions
        4. 7.8.2.4 AVSBus fault and warning behavior
        5. 7.8.2.5 AVSBus Command Descriptions
          1. 7.8.2.5.1 (0h) AVSBus Output Voltage
          2. 7.8.2.5.2 (1h) AVSBus Transition Rate
          3. 7.8.2.5.3 (2h) AVSBus Output Current
          4. 7.8.2.5.4 (3h) AVSBus Temperature
          5. 7.8.2.5.5 (4h) AVSBus Reset Voltage
          6. 7.8.2.5.6 (5h) AVSBus Power Mode
          7. 7.8.2.5.7 (Eh) AVSBus Status
          8. 7.8.2.5.8 (Fh) AVSBus Version
  8. Applications and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Schematic
      2. 8.2.2 Design Requirements
      3. 8.2.3 Detailed Design Procedure
      4. 8.2.4 Application Performance Plots
  9. Power Supply Recommendations
  10. 10Layout
  11. 11Device and Documentation Support
    1. 11.1 接收文档更新通知
    2. 11.2 支持资源
    3. 11.3 Trademarks
    4. 11.4 静电放电警告
    5. 11.5 术语表
  12. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Package Option Addendum
      1. 12.1.1 Packaging Information
      2. 12.1.2 Tape and Reel Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Pin-strap detection and PIN_DETECT_OVERRIDE

The ADDR pin provides limited resistor pin detection for the PMBus slave address. Connect a resistor divider to ADDR as shown in Figure 7-4. Refer to Table 7-1 to select resistor values. The table shows series E96 value equivalents. Use 1% tolerance resistors for all values. The device loads the decoded value into the SLAVE_ADDRESS command, after pin detection completes. Disable ADDR pin detection using PIN_DETECT_OVERRIDE, to use another address, which is not available in the table.

The BOOT_CHA pin provides resistor pin detection for the channel A boot voltage. The channel B boot voltage does not have pin detection and must be programmed in non-volatile memory. Connect a resistor divider to BOOT_CHA as shown in Table 7-1. The table shows series E96 value equivalents. Use 1% tolerance resistors for all values. After pin detection completes, the decoded result is loaded into the VOUT_COMMAND command for PAGE 0.

For each each pin detection, during boot-up the device performs two measurements to determine an 8 bit binary number, referred to as the pinstrap decode. The 3 LSB bits are determined by shorting the high-side resistor and measuring the low-side resistor value. Pin voltage measurement determines the 5 MSB bits. Pinstrap decodes are mapped to PMBus addresses, and Channel A VBOOT values as shown in the tables below.

Use the PIN_DETECT_OVERRIDE command to achieve values not given by the tables below. This command instructs the device at power-up, whether to follow the values given by pin detection, or use values stored in non-volatile memory to populate the SLAVE_ADDRESS, and VOUT_COMMAND commands.

GUID-20201129-CA0I-J93T-S1MF-Z01L9PGGTKPQ-low.gif Figure 7-4 Pin-strap pin connections

Example: Selecting a PMBus address not available by pin-strapping

  1. Select the ADDR resistors RHA and RLA to ensure each device on the bus still has a unique adddress at the first power-up. Each device must still be addressed uniquely, in order to configure the PIN_DETECT_OVERRIDE command.
  2. Set bit 1 of PIN_DETECT_OVERRIDE 0b, to disable pin detection for the ADDR pin.
  3. Write the SLAVE_ADDRESS command, to configure the new slave address, in 7-bit right justified binary format.
  4. Issue a STORE_USER_ALL command to commit the configuration to non-volatile memory
  5. At the next power cycle, the values stored in non-volatile memory are used, instead of those selected by the ADDR resistors.

Table 7-2 shows ADDR pinstrap decoding.

Table 7-2 ADDR pinstrap decoding
MSB PMBus Address RLA (kΩ) RHA (kΩ)
00000b 88d / B0h 20 1300
00001b 89d / B2h 20 422
00010b 90d / B4h 20 249
00011b 91d / B6h 20 169
00100b 92d / B8h 20 127
00101b 93d / BAh 20 102
00110b 94d / BCh 20 82.5
00111b 95d / BEh 20 68.1
01000b 96d / C0h 20 59
01001b 97d / C2h Not recommended - reserved address
01010b 98d / C4h 20 43.2
01011b 99d / C6h 20 38.3
01100b 100d / C8h 20 33.2
01101b 101d / CAh 20 29.4
01110b 102d / CCh 20 26.1
01111b 103d / CEh 20 23.2
10000b 104d / D0h 20 20.5
10001b 105d / D2h 20 18.2
10010b 106d / D4h 20 16.2
10011b 107d / D6h 20 14.3
10100b 108d / D8h 20 12.4
10101b 109d / DAh 20 11
10110b 110d / DCh 20 9.53
10111b 111d / DEh 20 8.45
11000b 112d / E0h 20 7.15
11001b 113d / E2h 20 6.19
11010b 114d / E4h 20 5.11
11011b 115d / E6h 20 4.22
11100b 116d / E8h 20 3.4
11101b 117d / EAh 20 2.61
11110b 118d / ECh 20 1.87
11111b 119d / EEh 20 1.15

Table 7-3 BOOT_CHA Pinstrap Decoding
RLB = 20.0 kΩ
LSB = 000b
RLB = 27.4 kΩ
LSB = 001b
RLB = 37.4 kΩ
LSB = 010b
RLB = 49.9 kΩ
LSB = 011b
RLB = 64.9 kΩ
LSB = 100b
RLB = 86.6 kΩ
LSB = 101b
RLB = 115.0 kΩ
LSB = 110b
RLB = 154.0 kΩ
LSB = 111b
MSBVBOOTA (V)RHB (kΩ)VBOOTA (V)RHB (kΩ)VBOOTA (V)RHB (kΩ)VBOOTA (V)RHB (kΩ)VBOOTA (V)RHB (kΩ)VBOOTA (V)RHB (kΩ)VBOOTA (V)RHB (kΩ)VBOOTA (V)RHB (kΩ)
00000bDo Not Use0.2517800.2624300.2732400.2842200.2956200.375000.319760
00001b0.324220.335760.347870.3510500.3613700.3718200.3824300.393240
00010b0.42490.413400.424640.436190.448060.4510700.4614300.471910
00011b0.481690.492320.53160.514220.525490.537320.549760.551300
00100b0.561270.571740.582370.593160.64120.615490.627320.63976
00101b0.641020.651400.661910.672550.683320.694420.75760.71787
00110b0.7282.50.731130.741540.752050.762670.773570.784750.79634
00111b0.868.10.8195.30.821300.831740.842260.853010.863920.87536
01000b0.88590.8980.60.901100.911470.921910.932550.943320.95453
01001b0.9649.90.9768.10.9893.10.9912411621.012151.022871.03383
01010b1.0443.21.05591.0680.61.071101.081401.091871.12491.11332
01011b1.1238.31.1352.31.1471.51.1595.31.161241.171651.182211.19294
01100b1.233.21.2145.31.2261.91.2382.51.241071.251431.261911.27255
01101b1.2829.41.2940.21.354.91.3173.21.3295.31.331271.341691.35226
01110b1.3626.11.3735.71.3848.71.3964.91.484.51.411131.421501.43200
01111b1.4423.21.4531.61.4643.21.4757.61.48751.4997.61.51331.51178
10000b1.5220.51.53281.5438.31.5551.11.5666.51.5788.71.581181.59158
10001b1.618.21.6124.91.62341.6345.31.64591.6578.71.661051.67140
10010b1.6816.21.6922.11.730.11.7140.21.7252.31.7369.81.7493.11.75124
10011b1.7614.31.7719.61.7826.71.7935.71.846.41.8161.91.8282.51.83110
10100b1.8412.41.8517.41.8623.21.8730.91.8840.21.8953.61.971.51.9195.3
10101b1.92111.93151.9420.51.9527.41.9635.71.9747.51.9863.41.9984.5
10110b29.532.0113.32.0218.22.0324.32.0430.92.0541.22.0654.92.0775
10111b2.088.452.0911.52.115.82.11212.1227.42.1336.52.1448.72.1564.9
11000b2.167.152.179.762.1813.32.1917.82.223.22.2130.92.2241.22.2354.9
11001b2.246.192.258.452.2611.52.2715.42.28202.2926.72.3035.72.3147.5
11010b2.325.112.337.152.349.532.35132.3616.92.3722.12.3829.42.3940.2
11011b2.44.222.415.762.427.872.4310.52.4413.72.4518.22.4624.32.4732.4
11100b2.483.42.494.642.506.342.518.452.52112.5314.72.5419.62.5526.1
11101b2.562.612.573.572.584.872.596.492.608.452.6111.32.62152.6320
11110b2.641.872.652.552.663.482.674.642.686.042.698.062.7010.72.7114.3
11111b2.721.152.731.582.742.152.752.872.763.742.774.993.36.655 (1)8.87
Requires the use of an external output voltage divider.