4 Revision History
Changes from Revision B (October 2021) to Revision C (December 2021)
- Updated VOUT
adjustment controlled slew rate percentage valueGo
- Added
the pulse-width limitations on the enable
pinGo
- Added the resistance-tolerance
value recommended to be placed on the VSET resistor divider
networkGo
- Added the maximum voltage
ringing level value recommendedGo
- Added
clarification on when Power Good is forced
lowGo
- Added methods on how to
prevent an over-current fault trigger at start-upGo
Changes from Revision A (October 2020) to Revision B (October 2021)
- Changed "VVRSF" to "VRSP" for IQ - PFM Mode current test condition in the Electrical Characteristics tableGo
- Changed RFSEL test condition values under Switching Frequency in the Electrical Characteristics
Go
- Changed RILIM test condition values under Current Sense and Protection in the Electrical Characteristics
Go
- Changed title from "Line Regulation" to "Load Regulation" in Figure 6-8 and Figure 6-9
Go
- Removed "Chroma" from title of Figure 6-23 and Figure 6-24
Go
- Updated
RFSEL, RCOMP, RSS/PFM and RILIM with correct
values across documentGo
- Changed RFSEL values
in Table 7-1
Go
- Changed RCOMP values
in Table 7-2
Go
- Changed RSS/PFM values in
Table 7-5
Go
- Changed RILIM values
in Table 7-7
Go
- Changed
RCOMP values in Table 7-8
Go
- Updated the output voltage
increments percentage value and removed the tables which included the binary
codes for adjusting the output voltageGo
- Updated the RESERVED field to a
R/W typeGo
- Updated all figures in Section 8.2.1.4 to demonstrate new RFSEL, RCOMP, RSS/PFM and
RILIM valuesGo
- Added information on Fusion
Digital Power™ designer software toolGo