The MODE pin is used to select between three different ramp settings. The most optimal ramp setting depends on the following:

• V_OUT
• f_SW
• L_OUT
• C_OUT

To get started, calculate LC double pole frequency using Equation 19. The ratio between f_SW and f_LC must then be calculated. Based on this ratio and the output voltage, the recommended ramp setting must be selected using Figure 8-3. With a 3.3-V output, it is not recommended to use the 1-pF ramp. TI recommends the 2-pF ramp for ratios between approximately 25 and 55, and TI recommends the 4-pF ramp for ratios greater than approximately 55. In general, it is best to use the largest ramp capacitor the design supports. Increasing the ramp capacitor improves transient response, but can reduce stability margin or increase on-time jitter.

For this design, f_LC is 9.04 kHz and the ratio is 110 which greater than 55. Therefore, the 4-pF ramp was chosen for best transient response. The recommended ramp settings given by Figure 8-3 include margin to account for potential component tolerances and variations across operating conditions, so it is possible to use a higher ramp setting as shown in this example.

Equation 19.

Figure 8-3 Recommended Ramp Settings

Use a feedforward capacitor (C_FF) in parallel with the upper feedback resistor (R_FBT) to add a zero into the control loop to provide phase boost. Include a placeholder for this capacitor as the zero it provides can be required to meet phase margin requirements. This capacitor also adds a pole at a higher frequency than the zero. The pole and zero frequency are not independent, so as a result, after the zero location is chosen, the pole is fixed as well. The zero is placed at 1/4 the f_SW by calculating the value of C_FF with Equation 20. The calculated value is 23 pF — round this down to the closest standard value of 22 pF.

Using bench measurements of the AC response, the feedforward capacitor for this example design is increased to 180 pF to improve the transient response.

Equation 20.

It is possible to use larger feedforward capacitors to further improve the transient response but take care to ensure there is a minimum of -9-dB gain margin in all operating conditions. The feedforward capacitor injects noise on the output into the FB pin. This added noise can result in increased on-time jitter at the switching node. Too little gain margin can cause a repeated wide and narrow pulse behavior. Adding a 100-Ω resistor in series with the feedforward capacitor can help reduce the impact of noise on the FB pin in case of non-ideal PCB layout. The value of this resistor must be kept small as larger values bring the feedforward pole and zero closer together degrading the phase boost the feedforward capacitor provides.

When using higher ESR output capacitors, such as polymer or tantalum, their ESR zero (f_ESR) must be accounted for. The ESR zero can be calculated using Equation 21. If the ESR zero frequency is less than the estimated bandwidth of 1/10th the f_SW, it can affect the gain margin and phase margin. A series R-C from the FB pin to ground can be used to add a pole into the control loop if necessary. All ceramic capacitors are used in this design so the effect of the ESR zero is ignored.

Equation 21.