7.3.11 Synchronization to RT/CLK pin

The RT/CLK pin can receive a frequency synchronization signal from an external system clock. To implement this synchronization feature connect a square wave to the RT/CLK pin through either circuit network shown inFigure 24. The square wave applied to the RT/CLK pin must switch lower than 0.5 V and higher than 1.7 V and have a pulsewidth greater than 15 ns. The synchronization frequency range is 160 kHz to 2300 kHz. The rising edge of the SW is synchronized to the falling edge of RT/CLK pin signal. Design the external synchronization circuit so that the default frequency set resistor is connected from the RT/CLK pin to ground when the synchronization signal is off. When using a low-impedance-signal source, the frequency set resistor is connected in parallel with an AC-coupling capacitor to a termination resistor (for example, 50 Ω) as shown inFigure 24. The two resistors in series provide the default frequency setting resistance when the signal source is turned off. The sum of the resistance must set the switching frequency close to the external CLK frequency. TI recommends AC coupling the synchronization signal through a 10-pF ceramic capacitor to RT/CLK pin.

The first time the RT/CLK is pulled above the PLL threshold the TPS54360B switches from the RT resistor free-running frequency mode to the PLL synchronized mode. The internal 0.5-V voltage source is removed, and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and locks onto the external clock frequency within 78 microseconds. During the transition from the PLL mode to the resistor programmed mode, the switching frequency falls to 150 kHz and then increases or decreases to the resistor programmed frequency when the 0.5-V bias voltage is reapplied to the RT/CLK resistor.

The switching frequency is divided by 8, 4, 2, and 1 as the FB pin voltage ramps from 0 to 0.8 volts. The device implements a digital frequency foldback to enable synchronizing to an external clock during normal start-up and fault conditions. Figure 25, Figure 26, and Figure 27 show the device synchronized to an external system clock in continuous conduction mode (CCM), discontinuous conduction (DCM), and pulse-skip mode (Eco-Mode).

SPACER

Figure 24. Synchronizing to a System Clock

Figure 25. Plot of Synchronizing in CCM

Figure 27. Plot of Synchronizing in Eco-Mode

Figure 26. Plot of Synchronizing in DCM