ZHCSG55A November   2016  – February 2017 TPS54824

PRODUCTION DATA.  

  1. 特性
  2. 应用
  3. 说明
  4. 修订历史记录
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Timing Requirements
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Fixed Frequency PWM Control
      2. 7.3.2  Continuous Conduction Mode Operation (CCM)
      3. 7.3.3  VIN Pins and VIN UVLO
      4. 7.3.4  Voltage Reference and Adjusting the Output Voltage
      5. 7.3.5  Error Amplifier
      6. 7.3.6  Enable and Adjustable UVLO
      7. 7.3.7  Soft Start and Tracking
      8. 7.3.8  Safe Start-up into Pre-Biased Outputs
      9. 7.3.9  Power Good
      10. 7.3.10 Sequencing (SS/TRK)
      11. 7.3.11 Adjustable Switching Frequency (RT Mode)
      12. 7.3.12 Synchronization (CLK Mode)
      13. 7.3.13 Bootstrap Voltage and 100% Duty Cycle Operation (BOOT)
      14. 7.3.14 Output Overvoltage Protection (OVP)
      15. 7.3.15 Overcurrent Protection
        1. 7.3.15.1 High-side MOSFET Overcurrent Protection
        2. 7.3.15.2 Low-side MOSFET Overcurrent Protection
    4. 7.4 Device Functional Modes
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Switching Frequency
        2. 8.2.2.2  Output Inductor Selection
        3. 8.2.2.3  Output Capacitor
        4. 8.2.2.4  Input Capacitor
        5. 8.2.2.5  Output Voltage Resistors Selection
        6. 8.2.2.6  Soft-start Capacitor Selection
        7. 8.2.2.7  Undervoltage Lockout Set Point
        8. 8.2.2.8  Bootstrap Capacitor Selection
        9. 8.2.2.9  PGOOD Pull-up Resistor
        10. 8.2.2.10 Compensation
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
    3. 10.3 Alternate Layout Example
  11. 11器件和文档支持
    1. 11.1 接收文档更新通知
    2. 11.2 社区资源
    3. 11.3 商标
    4. 11.4 静电放电警告
    5. 11.5 Glossary
  12. 12机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPS54824 is a synchronous buck converter designed for 4.5 V to 17 V input and 8-A load. This procedure illustrates the design of a high-frequency switching regulator using ceramic output capacitors. Alternatively the WEBENCH® software can be used to generate a complete design. The WEBENCH® software uses an interactive design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

Typical Application

TPS54824 ai_evm_sch_slvsdc9.gif Figure 32. TPS54824 4.5-V to 15-V Input, 1.8-V Output Converter Application Schematic

Design Requirements

For this design example, use the parameters shown in Table 1.

Table 1. Design Parameters

PARAMETER EXAMPLE VALUE
Input voltage range (VIN) 4.5 to 15 V, 12 V Nominal
Output voltage (VOUT) 1.8 V
Transient response +/- 4%, +/- 72 mV
Output ripple voltage 0.5%, 9 mV
Output current rating (IOUT) 8 A
Operating frequency (fSW) 700 kHz

Detailed Design Procedure

Switching Frequency

The first step is to decide on a switching frequency for the converter. It is capable of running from 200 kHz to 1.6 MHz. Typically the highest switching frequency possible is desired because it will produce the smallest solution size. A high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The main trade off made with selecting a higher switching frequency is extra switching power loss, which hurt the converter’s efficiency.

The maximum switching frequency for a given application is limited by the minimum on-time of the converter and is estimated with Equation 11. Using a maximum minimum on-time of 150 ns for the TPS54824 and 15 V maximum input voltage for this application, the maximum switching frequency is 800 kHz. Considering the 10% tolerance of the switching frequency, a switching frequency of 700 kHz was selected. Equation 12 calculates R7 to be 69.7 kΩ. A standard 1% 69.8 kΩ value was chosen in the design.

Equation 11. TPS54824 fswmax_SCO3.gif

vertical spacer

Equation 12. TPS54824 EQ_RTfromfsw_slvsdc9.gif

Output Inductor Selection

To calculate the value of the output inductor, use Equation 13. KIND is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. Additionally with current mode control the sensed inductor current ripple is used in the PWM modulator. Choosing small inductor ripple currents can degrade the transient response performance or introduce jitter in the duty cycle. The inductor ripple, KIND is normally from 0.2 to 0.4 for the majority of applications giving a peak to peak ripple current range of 1.6 A to 3.2 A. For applications requiring operation near the minimum on-time, with on-times less than 200 ns, the target Iripple must be 2.4 A or larger. For other applications the target Iripple should be 0.8 A or larger.

For this design example, KIND = 0.3 is used and the inductor value is calculated to be 0.94 μH. The next standard value 1 µH is selected. It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from Equation 15 and Equation 16. For this design, the RMS inductor current is 8.0 A and the peak inductor current is 9.1 A. The chosen inductor is a Cyntec CMLE063T-1R0MS. It has a saturation current rating of 16.0 A (30% inductance loss) and a RMS current rating of 16.0 A (40 °C temperature rise). The DC series resistance is 5.6 mΩ typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated in Equation 16. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify the ratings of the inductor based on the switch current limit rather than the steady-state peak inductor current.

Equation 13. TPS54824 eq12_lo_lvs946.gif

vertical spacer

Equation 14. TPS54824 eq13_iripp_lvs946.gif

vertical spacer

Equation 15. TPS54824 eq14_ilrms_lvs946.gif

vertical spacer

Equation 16. TPS54824 eq15_ilpeak_lvs946.gif

Output Capacitor

There are two primary considerations for selecting the value of the output capacitor. The output voltage ripple and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these two criteria.

The desired response to a large change in the load current is the first criteria and is typically the most stringent. The output capacitor supplies or absorbs charge until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase or decrease in load current. A regulator usually needs two or more clock cycles for the control loop to sense the change in output voltage then adjust the peak switch current in response to the change in load. As an estimation, the output capacitance must be large enough to supply the difference in current for 2 clock cycles to maintain the output voltage within the specified range. At higher switching frequencies the fastest response time is limited to about 2 µs. Equation 17 shows the minimum output capacitance necessary, where ΔIOUT is the change in output current, tresponse is the regulator's estimated response time and ΔVOUT is the allowable change in the output voltage. The maximum of 2/fsw or 2 µs should be used for the response time in the output capacitance calculation. The response to a transient load also depends on the loop compensation and slew rate of the transient load. This calculation assumes the loop compensation is designed for the output filter with the equations later on in this procedure.

For this example, the transient load response is specified as a 4% change in VOUT for a load step of 4 A. Therefore, ΔIOUT is 4 A and ΔVOUT is 72 mV. Using these numbers with a 2.9 µs response time gives a target capacitance of 159 μF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the effect of the ESR can be small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be considered for load step response.

Equation 18 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency, Vripple is the maximum allowable output voltage ripple, and Iripple is the inductor ripple current. In this case, the target maximum output voltage ripple is 9 mV. Under this requirement, Equation 18 yields 46 µF.

vertical spacer

Equation 17. TPS54824 Co_trans_SCO3.gif

vertical spacer

Equation 18. TPS54824 eq17_co_lvs946.gif

Where:

  • ΔIOUT is the change in output current
  • ΔVOUT is the allowable change in the output voltage
  • fsw is the regulators switching frequency

vertical spacer

Equation 19 calculates the maximum combined ESR the output capacitors can have to meet the output voltage ripple specification and this shows the ESR should be less than 4 mΩ. In this case ceramic capacitors will be used and the combined ESR of the ceramic capacitors in parallel is much less than 4 mΩ. Capacitors also have limits to the amount of ripple current they can handle without producing excess heat and failing. An output capacitor that can support the inductor ripple current must be specified. Capacitor datasheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 20 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 20 yields 660 mA and the ceramic capacitors used in this design will have a ripple current rating much higher than this.

Equation 19. TPS54824 eq18_resr_lvs946.gif

vertical spacer

Equation 20. TPS54824 eq19_icor_lv46.gif

X5R and X7R ceramic dielectrics or similar should be selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias and AC voltage derating taken into account. The derated capacitance value of a ceramic capacitor due to DC voltage bias and AC RMS voltage is usually found on the manufacturer's website. For this application example, four 47 μF 6.3 V 1206 X5R ceramic capacitors each with 3 mΩ of ESR are used. The estimated capacitance after derating using the capacitor manufacturer's website is 29 µF each. With 4 parallel capacitors the total output capacitance is 116 µF and the ESR is 0.7 mΩ. The effective capacitance used is less than originally calculated above because testing the real circuit on the bench showed that less capacitance was required to achieve the desired response.

Input Capacitor

The TPS54824 requires input decoupling ceramic capacitors type X5R, X7R or similar from VIN to PGND placed as close as possible to the IC. At least 4.7 μF of effective capacitance is required and some applications may require a bulk capacitance. A 0.1 µF capacitor must be placed by both VIN pins 2 and 11 to provide high frequency bypass to reduce overshoot and ringing on VIN and SW. The additional bypass capacitance can be placed near either pin. The effective capacitance must include any DC voltage bias and AC voltage effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum RMS input current of the TPS54824. The RMS input current can be calculated using Equation 21.

For this example design, a ceramic capacitor with at least a 25 V voltage rating is required to support the maximum input voltage. Two 10 µF 1206 X5R 35 V and two 0.1 μF 0603 X7R 25 V capacitors in parallel has been selected to be placed on both sides of the IC near both VIN pins to PGND pins. Based on the capacitor manufacturer's website, the total ceramic input capacitance derates to 5.6 µF at the nominal input voltage of 12 V. A 100 µF bulk capacitance is also used in this circuit to bypass long leads when connected a lab bench top power supply.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 22. The maximum input ripple occurs when operating nearest to 50% duty cycle. Using the nominal design example values of Ioutmax = 8 A, Cin = 5.6 μF, and fSW = 700 kHz, the input voltage ripple with the 12 V nominal input is 260 mV and the RMS input ripple current with the 4.5 V minimum input is 3.0 A.

Equation 21. TPS54824 eq20_icir_lv46.gif

vertical spacer

Equation 22. TPS54824 EQ_Vin_ripple_slvsdc9.gif

Output Voltage Resistors Selection

The output voltage is set with a resistor divider created by R8 (RFBT) and R6 (RFBB) from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. For this example design, 6.04 kΩ was selected for R8. Using Equation 23, R6 is calculated as 12.08 kΩ. The nearest standard 1% resistor is 12.1 kΩ.

Equation 23. TPS54824 EQ_FBdivider_slvsdc9.gif

Soft-start Capacitor Selection

The soft-start capacitor determines the amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54824 reach its current limit or cause the input voltage rail to sag due excessive current draw from the input power supply. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value can be calculated using Equation 24. For the example circuit, the soft-start time is not too critical since the output capacitor value is 4 x 47 μF which does not require much current to charge to 1.8 V. The example circuit has the soft-start time set to an arbitrary value of 1 ms which requires a 8.2-nF capacitor.

Equation 24. TPS54824 EQ_CSS_slvsdc9.gif

Undervoltage Lockout Set Point

The Undervoltage Lockout (UVLO) is adjusted using the external voltage divider network of R2 (RENT) and R9 (RENB). The UVLO has two thresholds; one for power up when the input voltage is rising and one for power-down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 4.5 V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.0 V (UVLO stop or disable). Equation 2 and Equation 3 can be used to calculate the values for the upper and lower resistor values. For the voltages specified, the standard resistor value used for R2 is 86.6 kΩ and for R4 is 30.9 kΩ.

Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the BOOT to SW pin for proper operation. A 1 Ω to 5.6 Ω resistor can be added in series with the BOOT capacitor to slow down the turn on of the high-side MOSFET. This can reduce voltage spikes on the SW node with the trade off of more power loss and lower efficiency.

PGOOD Pull-up Resistor

A 100 kΩ resistor is used to pull-up the power good signal when FB conditions are met. The pull-up voltage source must be less than the 6.5 V absolute maximum of the PGOOD pin.

Compensation

There are several methods used to compensate DC - DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation internal to the device. Because the slope compensation is ignored, the actual cross-over frequency will usually be lower than the cross-over frequency used in the calculations. This method assumes the cross-over frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole. This is the case when using low ESR output capacitors. Use the WEBENCH® software for more accurate loop compensation. These tools include a more comprehensive model of the control loop.

To get started, the modulator pole, fpmod, and the ESR zero, fz1 must be calculated using Equation 25 and Equation 26. For Cout, use a derated value of 116 μF and an ESR of 1 mΩ. Use equations Equation 27 and Equation 28, to estimate a starting point for the crossover frequency, fco, to design the compensation. For the example design, fpmod is 6.1 kHz and fzmod is 1370 kHz. Equation 27 is the geometric mean of the modulator pole and the ESR zero. Equation 28 is the mean of modulator pole and one half the switching frequency. Equation 27 yields 92 kHz and Equation 28 gives 46 kHz. Use the lower value of Equation 27 or Equation 28 for an initial crossover frequency. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

Equation 25. TPS54824 eq43_lvs795.gif

vertical spacer

Equation 26. TPS54824 eq44_lvs795.gif

vertical spacer

Equation 27. TPS54824 eq45_lvs919.gif

vertical spacer

Equation 28. TPS54824 eq46_lvs919.gif

To determine the compensation resistor, R5, use Equation 29. R5 is calculated to be 5.71 kΩ and the closest standard value 5.76 kΩ. Use Equation 30 to set the compensation zero to the modulator pole frequency. Equation 30 yields 4500 pF for compensating capacitor C18 and the closest standard value is 4700 pF.

Equation 29. TPS54824 Rcomp_SCO3.gif

Where:

  • Power stage transconductance, gmPS = 16 A/V
  • VOUT = 1.8 V
  • VREF = 0.6 V
  • Error amplifier transconductance, gmEA = 1100 µA/V
Equation 30. TPS54824 Ccomp_SCO3.gif

A compensation pole is implemented using an additional capacitor C17 in parallel with the series combination of R5 and C18. This capacitor is recommended to help filter any noise that may couple to the COMP voltage signal. Use the larger value of Equation 31 and Equation 32 to calculate the C17 and to set the compensation pole. C17 is calculated to be the largest of 20 pF and 79 pF. The closest standard value is 82 pF.

Equation 31. TPS54824 Chfesr_SCO3.gif

vertical spacer

Equation 32. TPS54824 Chffsw_SCO3.gif

This design example uses type III compensation by adding the feed forward capacitor C19 in parallel with the upper feedback resistor. The use of this capacitor for type III compensation is optional. Type III compensation increases the crossover and adds phase boost above what is possible from type II compensation because it places an additional zero/pole pair. This zero/pole pair is not independent. As a result once the zero location is chosen, the pole is fixed as well. The zero is placed 1.5 times above the intended crossover frequency by calculating the value of C19 with Equation 33. The calculated value is 190 pF and the closest standard value is 180 pF.

Equation 33. TPS54824 Cff_SCO3.gif

The initial compensation based on these calculations is R5 = 5.76 kΩ, C18 = 4700 pF, C17 = 82 pF and C19 = 180 pF. These values yield a stable design but after testing the real circuit these values were changed to target a higher crossover frequency to improve transient response performance. The crossover frequency is increased by increasing the value of R5 and decreasing the value of all 3 compensation capacitors. The final values used in this example are R5 = 9.53 kΩ, C18 = 2200 pF, C17 = 27 pF and C19 = 100 pF.

Application Curves

TPS54824 D025_slvsdc9.gif
TJ = 25°C VOUT = 1.8 V fSW = 700 kHz
Figure 33. Efficiency
TPS54824 D027_slvsdc9.gif
TJ = 25°C VOUT = 1.8 V fSW = 700 kHz
Figure 35. Load Regulation
TPS54824 D029_slvsdc9.gif
VIN = 12 V VOUT = 1.8 V IOUT = 4 A
Figure 37. Loop Response
TPS54824 vout_ripple_0A_slvuAX8.gif
VIN = 12 V VOUT = 1.8 V IOUT = 0 A
Figure 39. Output Ripple, No Load
TPS54824 vin_ripple_0A_slvuAX8.gif
VIN = 12 V VOUT = 1.8 V IOUT = 0 A
Figure 41. Input Voltage Ripple, No Load
TPS54824 start_vin_slvuAX8.gif
RLOAD = 1 Ω
Figure 43. VIN Startup
TPS54824 stop_vin_slvuAX8.gif
RLOAD = 1 Ω VIN = 12 V
Figure 45. VIN Shutdown
TPS54824 prebias_start_en_slvuAX8.png
VIN = 12 V
Figure 47. EN Startup with Pre-biased Output
TPS54824 hiccup_start_slvuAX8.gif
VIN = 12 V IOUT = short
Figure 49. Hiccup Mode Current Limit
TPS54824 D026_slvsdc9.gif
TJ = 25°C VOUT = 1.8 V fSW = 700 kHz
Figure 34. Efficiency (Log Scale)
TPS54824 D028_slvsdc9.gif
TJ = 25°C VOUT = 1.8 V fSW = 700 kHz
Figure 36. Line Regulation
TPS54824 load_transient_slvuAX8.gif
VIN = 12 V VOUT = 1.8 V
Figure 38. Transient Response
TPS54824 vout_ripple_8A_slvuAX8.gif
VIN = 12 V VOUT = 1.8 V IOUT = 8 A
Figure 40. Output Ripple, Full Load
TPS54824 vin_ripple_8A_slvuAX8.gif
VIN = 12 V VOUT = 1.8 V IOUT = 8 A
Figure 42. Input Voltage Ripple, Full Load
TPS54824 start_en_slvuAX8.gif
RLOAD = 1 Ω
Figure 44. EN Startup
TPS54824 stop_en_slvuAX8.gif
RLOAD = 1 Ω
Figure 46. EN Shutdown
TPS54824 hiccup_slvuAX8.gif
VIN = 12 V IOUT = short
Figure 48. Output Short Circuit Response
TPS54824 hiccup_stop_slvuAX8.gif
VIN = 12 V IOUT = short removed
Figure 50. Hiccup Mode Recovery