4 修订历史记录
Changes from C Revision (September 2016) to D Revision
-
Added MIN and MAX values for VDD UVLO rising thresholdGo
-
Added MIN and MAX for all Soft Start settings and table notes 3 and 4 in Electrical CharacteristicsGo
-
Changed VOUT = 5 V to VOUT= 5.5 V for Figure 13 Go
-
Added notes for 8 ms and 4 ms in Table 4; added Application Workaround to Support 4-ms and 8-ms SS Settings Go
-
Added Figure 16 and Figure 17Go
-
Changed ...minimum output capacitance calculated from "286 µF" to "28.6 µF"Go
-
Changed "1.6 µs" to "1.538 µs"; "150 ns" to "300 ns" and "963 µF" to "969 µF"Go
Changes from B Revision (May 2016) to C Revision
-
Added tPODLY Power-on delay, spec; changed tPGDLY, Delay for PGOOD going in TYP from 1 to 1.024 ms Go
-
Changed Typical Application Schematic Go
-
Changed Equation 2Go
-
Added missing hyper link to table reference, and corrected typo error.Go
-
Added Tape and Reel InformationGo
Changes from A Revision (April 2016) to B Revision
-
Restored original FSEL Pin Strap Configurations table that was inadvertently changed during editing for Revision A.Go
-
Changed Equation 8 for clarificationGo
-
Changed text string in MODE Pin Selection description From: ".... RMODE(LS) of 22.1 kΩ.." To: " RMODE(LS) of 42.2 kΩ .."Go
Changes from * Revision (March 2016) to A Revision
-
Changed 将数据表状态从预览 更改成了生产Go