ZHCSCL9A July   2014  – September 2021 TPS55340-EP

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. 说明(续)
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 Handling Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Switching Frequency
      2. 8.3.2  Voltage Reference and Setting Output Voltage
      3. 8.3.3  Soft Start
      4. 8.3.4  Slope Compensation
      5. 8.3.5  Overcurrent Protection and Frequency Foldback
      6. 8.3.6  Enable and Thermal Shutdown
      7. 8.3.7  Undervoltage Lockout (UVLO)
      8. 8.3.8  Minimum On-Time and Pulse Skipping
      9. 8.3.9  Layout Considerations
      10. 8.3.10 Thermal Considerations
    4. 8.4 Device Functional Modes
      1. 8.4.1 Operation With VIN < 2.9 V (Minimum VIN)
      2. 8.4.2 Synchronization
      3. 8.4.3 Oscillator
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Boost Converter Application
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1  Selecting the Switching Frequency (R4)
          2. 9.2.1.2.2  Determining the Duty Cycle
          3. 9.2.1.2.3  Selecting the Inductor (L1)
          4. 9.2.1.2.4  Computing the Maximum Output Current
          5. 9.2.1.2.5  Selecting the Output Capacitor (C8 to C10)
          6. 9.2.1.2.6  Selecting the Input Capacitors (C2, C7)
          7. 9.2.1.2.7  Setting Output Voltage (R1, R2)
          8. 9.2.1.2.8  Setting the Soft-Start Time (C7)
          9. 9.2.1.2.9  Selecting the Schottky Diode (D1)
          10. 9.2.1.2.10 Compensating the Control Loop (R3, C4, C5)
        3. 9.2.1.3 Application Curves
      2. 9.2.2 SEPIC Converter Application
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1  Selecting the Switching Frequency (R4)
          2. 9.2.2.2.2  Duty Cycle
          3. 9.2.2.2.3  Selecting the Inductor (L1)
          4. 9.2.2.2.4  Calculating the Maximum Output Current
          5. 9.2.2.2.5  Selecting the Output Capacitor (C8 to C10)
          6. 9.2.2.2.6  Selecting the Series Capacitor (C6)
          7. 9.2.2.2.7  Selecting the Input Capacitor (C2, C7)
          8. 9.2.2.2.8  Selecting the Schottky Diode (D1)
          9. 9.2.2.2.9  Setting the Output Voltage (R1, R2)
          10. 9.2.2.2.10 Setting the Soft-Start Time (C3)
          11. 9.2.2.2.11 MOSFET Rating Considerations
          12. 9.2.2.2.12 Compensating the Control Loop (R3, C4)
        3. 9.2.2.3 SEPIC Converter Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Examples
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 第三方米6体育平台手机版_好二三四免责声明
    2. 12.2 接收文档更新通知
    3. 12.3 支持资源
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息
Determining the Duty Cycle

The input to output voltage conversion ratio of the TPS55340-EP is limited by the worst-case maximum duty cycle of 89% and the minimum duty cycle, which is determined by the minimum on-time of 77 ns and the switching frequency. The minimum duty cycle can be estimated with Equation 7. With a 600-kHz switching frequency the minimum duty cycle is 4%.

Equation 7. DPS = TON min × ƒsw

The duty cycle at which the converter operates depends on the mode in which the converter is running. If the converter is running in discontinuous conduction mode (DCM), where the inductor current ramps to 0 at the end of each cycle, the duty cycle varies with changes of the load much more than it does when running in continuous conduction mode (CCM). In CCM, where the inductor maintains a minimum DC current, the duty cycle is related primarily to the input and output voltages as calculated in Equation 8. Assume a 0.5-V drop VD across the Schottky rectifier. At the minimum input of 5 V, the duty cycle is 80%. At the maximum input of 12 V, the duty cycle is 51%.

Equation 8. GUID-50A38304-0513-4B7F-B425-2078F06A6B51-low.gif

At light loads, the converter operates in DCM. In this case, the duty cycle is a function of the load, input and output voltages, inductance, and switching frequency as calculated in Equation 9. This can be calculated only after an inductance is chosen in the following section. While operating in DCM with very-light load conditions, the duty cycle demand forces the TPS55340-EP to operate with the minimum on-time. The converter then begins pulse skipping, which can increase the output ripple.

Equation 9. GUID-F2A8A46B-3D25-464A-BC83-ADA1F07D3EBF-low.gif

All converters using a diode as the freewheeling or catch component have a load current level at which they transit from DCM to CCM. This is the point where the inductor current just falls to 0 during the off-time of the power switch. At higher load currents, the inductor current does not fall to 0, and diode and switch current assume a trapezoidal wave shape as opposed to a triangular wave shape. The load current boundary between discontinuous conduction and continuous conduction can be found for a set of converter parameters as follows.

Equation 10. GUID-41432341-E4CE-4173-8300-CB3CB46E3C48-low.gif

For loads higher than the result of Equation 10, the duty cycle is given by Equation 8. For loads less than the results of Equation 10, the duty cycle is given Equation 9. For Equation 7 through Equation 10, the variable definitions are as follows.

  • VOUT is the output voltage of the converter in V
  • VD is the forward conduction voltage drop across the rectifier or catch diode in V
  • VIN is the input voltage to the converter in V
  • IOUT is the output current of the converter in A
  • L is the inductor value in H
  • ƒSW is the switching frequency in Hz
Note:

Unless otherwise stated, the design equations that follow assume that the converter is running in CCM, which typically results in a higher efficiency for the power levels of this converter.