ZHCSP84A
december 2022 – may 2023
TPS564252
,
TPS564255
,
TPS564257
PRODUCTION DATA
1
1
特性
2
应用
3
说明
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Typical Characteristics
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
PWM Operation and D-CAP3™ Control Mode
7.3.2
Eco-mode Control
7.3.3
Soft Start and Prebiased Soft Start
7.3.4
Overvoltage Protection
7.3.5
Large Duty Operation
7.3.6
Current Protection and Undervoltage Protection
7.3.7
Undervoltage Lockout (UVLO) Protection
7.3.8
Thermal Shutdown
7.4
Device Functional Modes
7.4.1
Eco-mode Operation
7.4.2
FCCM Mode Operation
7.4.3
OOA Mode Operation
8
Application and Implementation
8.1
Application Information
8.2
Typical Application
8.2.1
Design Requirements
8.2.2
Detailed Design Procedure
8.2.2.1
Custom Design with WEBENCH® Tools
8.2.2.2
Output Voltage Resistors Selection
8.2.2.3
Output Filter Selection
8.2.2.4
Input Capacitor Selection
8.2.3
Application Curves
8.3
Power Supply Recommendations
8.4
Layout
8.4.1
Layout Guidelines
8.4.2
Layout Example
9
Device and Documentation Support
9.1
Device Support
9.1.1
Development Support
9.1.1.1
Custom Design with WEBENCH® Tools
9.2
接收文档更新通知
9.3
支持资源
9.4
Trademarks
9.5
静电放电警告
9.6
术语表
10
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
DRL|6
MPDS159H
散热焊盘机械数据 (封装 | 引脚)
订购信息
zhcsp84a_oa
8.4.1
Layout Guidelines
Keep VIN and GND traces as wide as possible to reduce trace impedance. The wide areas are also an advantage from the view point of heat dissipation.
Place the input capacitor and output capacitor as close to the device as possible to minimize trace impedance.
Provide sufficient vias for the input capacitor and output capacitor.
Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
Do not allow switching current to flow under the device.
Connect a separate VOUT path to the upper feedback resistor.
Make a Kelvin connection to the GND pin for the feedback path.
Place a voltage feedback loop away from the high-voltage switching trace, and preferably has ground shield.
Make the trace of the FB node as small as possible to avoid noise coupling.
Make the GND trace between the output capacitor and the GND pin as wide as possible to minimize its trace impedance.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|