ZHCSNP9B March 2021 – October 2021 TPS61379-Q1
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
POWER SUPPLY | ||||||
VIN | Input voltage range | 2.3 | 14 | V | ||
VIN_UVLO | VIN under voltage lockout threshold | VIN rising | 2.2 | 2.3 | V | |
VIN falling | 2.04 | 2.2 | V | |||
VIN_HYS | VIN UVLO hysteresis | 160 | mV | |||
VCC_UVLO | VCC UVLO threshold | VCC rising | 2.2 | V | ||
VCC_HYS | VCC UVLO hysteresis | VCC hysteresis | 150 | mV | ||
VCC | VCC regulation | IVCC = 6 mA, VOUT = 9V | 4.8 | V | ||
IQ | Quiescent current into VIN pin | IC enabled, no load, VIN = 3.3 V, VOUT = 18.5 V, VFB = VREF + 0.1 V |
25 | 35 | µA | |
IQ | Quiescent current into OUT pin | IC enabled, no load, VIN = 3.3 V, VOUT = 18.5 V, VFB = VREF + 0.1 V |
10 | 20 | µA | |
ISD | Shutdown current into VIN pin | IC disabled, VIN = 14 V, EN = GND | 0.6 | 5 | µA | |
ISW_LKG | Leakage current into SW | IC disabled, VIN = OUT = SW = 14 V | 5 | µA | ||
IVO_LKG | Reverse leakage current into VO | IC disabled, OUT= VO = 5 V, SW = 0 | 5 | µA | ||
OUTPUT VOLTAGE | ||||||
VOVP | Output over-voltage protection threshold | VIN = 3.3 V, VOUT rising | 19.3 | 20 | 20.5 | V |
VOVP_HYS | Output over-voltage protection hysteresis | VIN = 3.3 V, OVP threshold | 0.5 | V | ||
VOLTAGE REFERENCE | ||||||
VREF | Reference Voltage at FB pin | TJ = -40 to 125°C, RFB = 16.0 kΩ | 0.788 | 0.800 | 0.812 | V |
VOUT_5V | TJ = -40 to 125°C, RFB = 2.0 kΩ | 4.85 | 5.00 | 5.15 | V | |
VOUT_5.25V | TJ = -40 to 125°C, RFB = 4.0 kΩ | 5.10 | 5.25 | 5.35 | V | |
VOUT_5.5V | TJ = -40 to 125°C, RFB = 8.0 kΩ | 5.35 | 5.50 | 5.65 | V | |
IFB_LKG | Leakage current into FB pin | 50 | nA | |||
POWER SWITCH | ||||||
RDS(on) | Low-side MOSFET on resistance | VCC = 4.85 V | 50 | mΩ | ||
RDS(on) | High-side MOSFET on resistance | VCC = 4.85 V | 50 | mΩ | ||
RDS(on) | Isolation MOSFET on resistance | VCC = 4.85 V | 100 | mΩ | ||
CURRENT LIMIT | ||||||
ILIM_SW | Peak switching current limit Auto PFM | Duty cycle = 65% | 1.58 | 2 | 2.25 | A |
ILIM_SW | Peak switching current limit FPWM | Duty cycle = 65% | 1.58 | 2 | 2.25 | A |
SWITCHING FREQUENCY | ||||||
Fsw | Switching frequency | RFREQ = 18 kΩ | 2050 | 2200 | 2400 | kHz |
Fsw | Switching frequency | RFREQ = 218 kΩ | 180 | 200 | 230 | kHz |
Dmax | Maximum Duty Cycle | RFREQ = 18 kΩ | 78 | % | ||
tON_min | Minimal on time | 70 | ns | |||
FDITHER | 10% | Fsw | ||||
Fpattern | 0.4% | Fsw | ||||
ERROR AMPLIFIER | ||||||
ISINK | COMP pin sink current | VFB = VREF + 0.2V | 6 | uA | ||
ISOURCE | COMP pin source current | VFB = VREF - 0.2V | 6 | uA | ||
VCCLPH | COMP pin high clamp voltage | VFB = VREF - 0.2 V, ILIM = 2 A | 1 | V | ||
VCCLPL | COMP pin low clamp voltage | VFB = VREF + 0.2 V, | 0.6 | V | ||
GmEA | Error amplifier trans conductance | VCOMP = 1.0 V | 70 | uS | ||
POWER GOOD | ||||||
VPG_TH | PG threhold for rising FB voltage | Reference to VREF | 90% | |||
VPG_HYS | PG hysteresis | Reference to VREF | 5% | |||
IPG_SINK | PG pin sink current capability | VPG = 0.4 V | 20 | mA | ||
tPG_DELAY | PG delay time | 2.5 | 3.4 | 4.3 | ms | |
DOWN MODE | ||||||
tEN_DELAY | Delay time between EN high and device working | 0.4 | ms | |||
tSS | Softstart time | 2.5 | ms | |||
tHCP_ON | Hiccup on time | 1.8 | ms | |||
tHCP_OFF | Hiccup off time | 67 | ms | |||
SYNC TIMING | ||||||
fSYNC_MIN | 200 | kHz | ||||
fSYNC_MAX | 2200 | kHz | ||||
EN/SYNC LOGIC | ||||||
VIH | EN, MODE/SYNC pins Logic high threshold | 1.2 | V | |||
VIL | EN, MODE/SYNC pins Logic Low threshold | 0.4 | V | |||
RDOWN | EN, MODE/SYNC pins internal pull down resistor | 800 | kΩ | |||
THERMAL SHUTDOWN | ||||||
tSD_R | Thermal shutdown rising threshold | TJ rising | 165 | °C | ||
tSD_F | Thermal shutdown falling threshold | TJ falling | 145 | °C |