ZHCSI15L June 2006 – May 2018 TPS65023 , TPS65023B
PRODUCTION DATA.
- 1 特性
- 2 应用
- 3 说明
- 4 修订历史记录
- 5 Pin Configuration and Functions
-
6 Specifications
- 6.1 Absolute Maximum Ratings
- 6.2 ESD Ratings
- 6.3 Recommended Operating Conditions
- 6.4 Thermal Information
- 6.5 Electrical Characteristics
- 6.6 Electrical Characteristics: Supply Pins VCC, VINDCDC1, VINDCDC2, VINDCDC3
- 6.7 Electrical Characteristics: Supply Pins VBACKUP, VSYSIN, VRTC, VINLDO
- 6.8 Electrical Characteristics: VDCDC1 Step-Down Converter
- 6.9 Electrical Characteristics: VDCDC2 Step-Down Converter
- 6.10 Electrical Characteristics: VDCDC3 Step-Down Converter
- 6.11 I2C Timing Requirements for TPS65023B
- 6.12 Typical Characteristics
-
7 Detailed Description
- 7.1 Overview
- 7.2 Functional Block Diagram
- 7.3
Feature Description
- 7.3.1 VRTC Output and Operation With or Without Backup Battery
- 7.3.2 Step-Down Converters, VDCDC1, VDCDC2, and VDCDC3
- 7.3.3 Power Save Mode Operation
- 7.3.4 Low Ripple Mode
- 7.3.5 Soft-Start
- 7.3.6 100% Duty Cycle Low Dropout Operation
- 7.3.7 Active Discharge When Disabled
- 7.3.8 Power-Good Monitoring
- 7.3.9 Low-Dropout Voltage Regulators
- 7.3.10 Undervoltage Lockout
- 7.3.11 Power-Up Sequencing
- 7.4 Device Functional Modes
- 7.5 Programming
- 7.6
Register Maps
- 7.6.1 VERSION Register Address: 00h (Read Only)
- 7.6.2 PGOODZ Register Address: 01h (Read Only)
- 7.6.3 MASK Register Address: 02h (Read and Write), Default Value: C0h
- 7.6.4 REG_CTRL Register Address: 03h (Read and Write), Default Value: FFh
- 7.6.5 CON_CTRL Register Address: 04h (Read and Write), Default Value: B1h
- 7.6.6 CON_CTRL2 Register Address: 05h (Read and Write), Default Value: 40h
- 7.6.7 DEFCORE Register Address: 06h (Read and Write), Default Value: 14h/1Eh
- 7.6.8 DEFSLEW Register Address: 07h (Read and Write), Default Value: 06h
- 7.6.9 LDO_CTRL Register Address: 08h (Read and Write), Default Value: Set with DEFLDO1 and DEFLDO2
- 8 Application and Implementation
- 9 Power Supply Recommendations
- 10Layout
- 11器件和文档支持
- 12机械、封装和可订购信息
封装选项
请参考 PDF 数据表获取器件具体的封装图。
机械数据 (封装 | 引脚)
- RSB|40
散热焊盘机械数据 (封装 | 引脚)
- RSB|40
订购信息
8.2.2.2 Output Capacitor Selection
The advanced fast response voltage mode control scheme of the inductive converters implemented in the TPS65023x allow the use of small ceramic capacitors with a typical value of 10 μF for each converter without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. See Table 19 for recommended components.
If ceramic output capacitors are used, the capacitor RMS ripple current rating always meets the application requirements. Just for completeness, the RMS ripple current is calculated in Equation 10.
At nominal load current, the inductive converters operate in PWM mode. The overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:
where
- The highest output voltage ripple occurs at the highest input voltage Vin
At light load currents, the converters operate in PSM and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.