ZHCSI17B December 2008 – May 2018 TPS650250
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
CONTROL SIGNALS: EN_DCDC1, EN_DCDC2, EN_DCDC3, EN_LDO, MODE, EN_VDD_ALIVE | |||||||
VIH | High level input voltage | 1.45 | VCC | V | |||
VIL | Low level input voltage | 0 | 0.4 | V | |||
IH | Input bias current | 0.01 | 0.1 | μA | |||
SUPPLY PINS: VCC, VINDCDC1, VINDCDC2, VINDCDC3 | |||||||
I(qPFM) | Operating quiescent current | PFM All 3 DCDC converters enabled, zero load and no switching, LDOs enabled | VCC = 3.6V | 135 | 170 | μA | |
PFM All 3 DCDC converters enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON | 75 | 100 | |||||
PFM DCDC1 and DCDC2 converters enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON | 55 | 80 | |||||
PFM DCDC1 converter enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON | 40 | 60 | |||||
IVCC(PWM) | Current into VCC; PWM | All 3 DCDC converters enabled & running in PWM, LDOs off | VCC = 3.6V | 2 | mA | ||
PWM DCDC1 and DCDC2 converters enabled and running in PWM, LDOs off | 1.5 | 2.5 | |||||
PWM DCDC1 converter enabled and running in PWM, LDOs off | 0.85 | 2 | |||||
Iq | Quiescent current | All converters disabled, LDO1, LDO2 = OFF, Vdd_alive = OFF | VCC = 3.6V | 16 | μA | ||
All converters disabled, LDO1, LDO2 = OFF, Vdd_alive = ON | 26 | ||||||
VLDO1 AND VLDO2 LOW DROPOUT REGULATORS | |||||||
I(q) | Operating quiescent current | Current per LDO into VINLDO | 16 | 30 | μA | ||
I(SD) | Shutdown current | Total current into VINLDO, VLDO = 0V | 0.6 | 2 | μA | ||
VI | Input voltage range for LDO1, LDO2 | 1.5 | 6.5 | V | |||
VO | LDO1 output voltage range | 1 | 3.3 | V | |||
LDO2 output voltage range | 1 | 3.3 | V | ||||
VFB | LDO1 and LDO2 feedback voltage | 1.0 | V | ||||
IO | Maximum output current for LDO1, LDO2 | VI = 1.8V, VO = 1.3V | 200 | mA | |||
IO | Maximum output current for LDO1, LDO2 | VI = 1.5V; VO = 1.3V | 120 | mA | |||
ISC | LDO1 and LDO2 short circuit current limit | VLDO1 = GND, VLDO2 = GND | 400 | mA | |||
Minimum voltage drop at LDO1, LDO2 | IO = 50mA, VINLDO = 1.8V | 120 | mV | ||||
Minimum voltage drop at LDO1, LDO2 | IO = 50mA, VINLDO = 1.5V | 65 | 150 | mV | |||
Minimum voltage drop at LDO1, LDO2 | IO = 200mA, VINLDO = 1.8V | 300 | mV | ||||
Output voltage accuracy for LDO1, LDO2 | IO = 10mA | –2% | 1% | ||||
Line regulation for LDO1, LDO2 | VINLDO1,2 = VLDO1,2 + 0.5V (min. 2.5V) to 6.5V, IO = 10mA | –1% | 1% | ||||
Load regulation for LDO1, LDO2 | IO = 0mA to 200mA | –1% | 1% | ||||
Regulation time for LDO1, LDO2 | Load change from 10% to 90% | 10 | μs | ||||
VDD_ALIVE LOW DROPOUT REGULATOR | |||||||
Vdd_alive | Vdd_alive LDO output voltage, TPS6502500 to TPS6502504 | IO = 0mA | 1.0 | V | |||
IO | Output current for Vdd_alive | 30 | mA | ||||
I(SC) | Vdd_alive short circuit current limit | Vdd_alive = GND | 100 | mA | |||
Output voltage accuracy for Vdd_alive | IO = 0mA | –1% | 1 % | ||||
Line regulation for Vdd_alive | VCC = Vdd_alive + 0.5 V to 6.5 V, IO = 0mA | –1% | 1 % | ||||
Regulation time for Vdd_alive | Load change from 10% to 90% | 10 | μs | ||||
ANALOGIC SIGNALS DEFDCDC1, DEFDCDC2, DEFDCDC3 | |||||||
VIH | High level input voltage | 1.3 | VCC | V | |||
VIL | Low level input voltage | 0 | 0.1 | V | |||
IH | Input bias current | 0.001 | 0.05 | μA | |||
THERMAL SHUTDOWN | |||||||
TSD | Thermal shutdown | Increasing junction temperature | 160 | °C | |||
Thermal shudown hysteresis | Decreasing junction temperature | 20 | °C | ||||
INTERNAL UNDER VOLTAGE LOCK OUT | |||||||
UVLO | Internal UVLO | VCC falling | –3% | 2.35 | 3% | V | |
VUVLO_HYST | internal UVLO comparator hysteresis | 120 | mV | ||||
VOLTAGE DETECTOR COMPARATOR | |||||||
PWRFAIL_SNS | Comparator threshold | Falling threshold | –2% | 1.0 | 2% | V | |
Hysteresis | 40 | 50 | 60 | mV | |||
Propagation delay | 25mV overdrive | 10 | μs | ||||
VOL | Power fail output low voltage | IOL = 5 mA | 0.3 | V |