ZHCSJX9 June 2019 TPS652170
PRODUCTION DATA.
请参考 PDF 数据表获取器件具体的封装图。
Applying 8 V to the PWR_EN pin and writing 1b to bit 4 of register 0x2C commits the current register settings to EEPROM memory so they become the new power-up default values. Any changes made to the EEPROM-backed register settings will become permanent until bit 4 of register 0x2C is rest to 0b, which can be done manually by I2C or by power-cycling the TPS652170 device. If programming is performed in-line during production of the end equipment, PWR_EN must be returned to a voltage that meets the absolute maximum ratings before powering on the full system. When 8 V is applied at the PWR_EN pin of the TPS652170 device for programming, it will not damage the pin; however, the PWR_EN signal may contact pins of other ICs and the absolute maximum ratings of any IC other than the TPS652170 should not be violated at any time.
NOTE
Only bits marked with (E2) in the register map have EEPROM programmable power-up default settings. All other bits keep the factory settings listed in the register map. Changing the default value of unlisted bits or bits marked as reserved is not advisable and should be avoided during the programming procedure.
The EEPROM of a device can only be programmed up to 1000 times. The number of programming cycles should never exceed this amount. Contact TI for changing production settings.
NOTE
All re-programmed EEPROM settings must be validated during prototyping phase to ensure desired functionality because parts cannot be returned in case of incorrect programming. Any issues should be reported to the e2e forum.
For more detailed instructions on how to program the TPS652170 device, refer to the BOOSTXL-TPS652170 User's Guide.
Figure 29 lists the memory-mapped registers for the device registers. All register offset addresses not listed in should be considered as reserved locations and the register contents should not be modified.
Address
(Decimal) |
Address
(Hexadecimal) |
Name | Password
Protection Level |
Default
Value |
Description | Section |
---|---|---|---|---|---|---|
0 | 0x00 | CHIPID | None | 0x02 | Chip ID | Go |
1 | 0x01 | PPATH | None | 0x3D | Power path control | Go |
2 | 0x02 | INT | None | 0x00 | Interrupt flags and masks | Go |
3 | 0x03 | CHGCONFIG0 | None | 0x00 | Charger control register 0 | Go |
4 | 0x04 | CHGCONFIG1 | None | 0xB1 | Charger control register 1 | Go |
5 | 0x05 | CHGCONFIG2 | None | 0x80 | Charger control register 2 | Go |
6 | 0x06 | CHGCONFIG3 | None | 0xB2 | Charger control register 3 | Go |
7 | 0x07 | WLEDCTRL1 | None | 0xB1 | WLED control register | Go |
8 | 0x08 | WLEDCTRL2 | None | 0x00 | WLED PWM duty cycle | Go |
9 | 0x09 | MUXCTRL | None | 0x00 | Analog multiplexer control register | Go |
10 | 0x0A | STATUS | None | 0x00 | Status register | Go |
11 | 0x0B | PASSWORD | None | 0x00 | Write password | Go |
12 | 0x0C | PGOOD | None | 0x00 | Power good (PG) flags | Go |
13 | 0x0D | DEFPG | Level1 | 0x0C | Power good (PG) delay | Go |
14 | 0x0E | DEFDCDC1 | Level2 | 0x18 | DCDC1 voltage adjustment | Go |
15 | 0x0F | DEFDCDC2 | Level2 | 0x08 | DCDC2 voltage adjustment | Go |
16 | 0x10 | DEFDCDC3 | Level2 | 0x08 | DCDC3 voltage adjustment | Go |
17 | 0x11 | DEFSLEW | Level2 | 0x06 | Slew control for DCDC1, DCDC2, DCDC3, and PFM mode enable | Go |
18 | 0x12 | DEFLDO1 | Level2 | 0x09 | LDO1 voltage adjustment | Go |
19 | 0x13 | DEFLDO2 | Level2 | 0x38 | LDO2 voltage adjustment | Go |
20 | 0x14 | DEFLS1 | Level2 | 0x26 | LS1 or LDO3 voltage adjustment | Go |
21 | 0x15 | DEFLS2 | Level2 | 0x3F | LS2 or LDO4 voltage adjustment | Go |
22 | 0x16 | ENABLE | Level1 | 0x00 | Enable register | Go |
23 | 0x18 | DEFUVLO | Level1 | 0x00 | UVLO control register | Go |
24 | 0x19 | SEQ1 | Level1 | 0x00 | Power-up STROBE definition | Go |
25 | 0x1A | SEQ2 | Level1 | 0x00 | Power-up STROBE definition | Go |
26 | 0x1B | SEQ3 | Level1 | 0x00 | Power-up STROBE definition | Go |
27 | 0x1C | SEQ4 | Level1 | 0x00 | Power-up STROBE definition | Go |
28 | 0x1D | SEQ5 | Level1 | 0x20 | Power-up delay times | Go |
29 | 0x1E | SEQ6 | Level1 | 0x00 | Power-up delay times | Go |
Bit access types are abbreviated to fit into small table cells. Table 1 shows the abbreviation codes that are used for access types in this section.
Access Type(1) | Code | Description |
---|---|---|
Read | R | Read-only |
Read/Write | R/W | Read and Write |