ZHCSKD2A November   2019  – February 2021 TPS6521825

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1. 3.1 Simplified Schematic
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Wake-Up and Power-Up and Power-Down Sequencing
        1. 8.3.1.1  Power-Up Sequencing
        2. 8.3.1.2  Power-Down Sequencing
        3. 8.3.1.3  Strobe 1 and Strobe 2
        4. 8.3.1.4  Supply Voltage Supervisor and Power-Good (PGOOD)
        5. 8.3.1.5  Backup Supply Power-Good (PGOOD_BU)
        6. 8.3.1.6  Internal LDO (INT_LDO)
        7. 8.3.1.7  Current Limited Load Switches
          1. 8.3.1.7.1 Load Switch 1 (LS1)
          2. 8.3.1.7.2 Load Switch 2 (LS2)
          3. 8.3.1.7.3 Load Switch 3 (LS3)
        8. 8.3.1.8  LDO1
        9. 8.3.1.9  Coin Cell Battery Voltage Acquisition
        10. 8.3.1.10 UVLO
        11. 8.3.1.11 Power-Fail Comparator
        12. 8.3.1.12 Battery-Backup Supply Power-Path
        13. 8.3.1.13 DCDC3 and DCDC4 Power-Up Default Selection
        14. 8.3.1.14 I/O Configuration
          1. 8.3.1.14.1 Configuring GPO2 as Open-Drain Output
          2. 8.3.1.14.2 Using GPIO3 as Reset Signal to DCDC1 and DCDC2
        15. 8.3.1.15 Push Button Input (PB)
          1. 8.3.1.15.1 Signaling PB-Low Event on the nWAKEUP Pin
          2. 8.3.1.15.2 Push Button Reset
        16. 8.3.1.16 AC_DET Input (AC_DET)
        17. 8.3.1.17 Interrupt Pin (INT)
        18. 8.3.1.18 I2C Bus Operation
    4. 8.4 Device Functional Modes
      1. 8.4.1 Modes of Operation
      2. 8.4.2 OFF
      3. 8.4.3 ACTIVE
      4. 8.4.4 SUSPEND
      5. 8.4.5 RESET
    5. 8.5 Programming
      1. 8.5.1 Programming Power-Up Default Values
    6. 8.6 Register Maps
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Applications Without Backup Battery
      2. 9.1.2 Applications Without Battery Backup Supplies
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Output Filter Design
        2. 9.2.2.2 Inductor Selection for Buck Converters
        3. 9.2.2.3 Output Capacitor Selection
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 支持资源
    4. 12.4 Trademarks
    5. 12.5 静电放电警告
    6. 12.6 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6 Pin Configuration and Functions

Figure 6-1 shows the 48-pin RSL Plastic Quad Flatpack No-Lead.

GUID-D0C4B94B-14A0-49BD-BF5C-393ED6C9CCCA-low.gifFigure 6-1 48-Pin RSL VQFN With Exposed Thermal Pad (Top View, 6 mm × 6 mm × 1 mm With 0.4-mm Pitch)
Table 6-1 Pin Functions
PIN TYPE DESCRIPTION
NO. NAME
1 IN_DCDC1 P Input supply pin for DCDC1.
2 SDA I/O Data line for the I2C interface. Connect to pullup resistor.
3 SCL I Clock input for the I2C interface. Connect to pullup resistor.
4 LDO1 O Output voltage pin for LDO1. Connect to capacitor.
5 IN_LDO1 P Input supply pin for LDO1.
6 IN_LS3 P Input supply pin for load switch 3.
7 LS3 O Output voltage pin for load switch 3. Connect to capacitor.
8 PGOOD O Power-good output (configured as open drain). Pulled low when either DCDC1-4 or LDO1 are out of regulation. Load switches and DCDC5-6 do not affect PGOOD pin.
9 AC_DET I AC monitor input and enable for DCDC1-4, LDO1 and load switches. See Section 8.4.1 for details. Tie pin to IN_BIAS if not used.
10 nPFO O Power-fail comparator output, deglitched (open drain). Pin is pulled low when PFI input is below power-fail threshold.
11 GPIO1 I/O Pin configured as DDR reset-input (driving GPO2) or as general-purpose, open-drain output. See Section 8.3.1.14 for more information.
12 IN_DCDC4 P Input supply pin for DCDC4.
13 L4A P Switch pin for DCDC4. Connect to inductor.
14 L4B P Switch pin for DCDC4. Connect to inductor.
15 DCDC4 P Output voltage pin for DCDC4. Connect to capacitor.
16 PFI I Power-fail comparator input. Connect to resistor divider.
17 DC34_SEL I Power-up default selection pin for DCDC3 or DCDC4. Power-up default is programmed by a resistor connected to ground. See Section 8.3.1.13 for resistor options.
18 IN_nCC O Output pin indicates if DCDC5 and DCDC6 are powered from main supply (IN_BU) or coin-cell battery (CC). Pin is push-pull output. Pulled low when PMIC is powered from coin cell battery. Pulled high when PMIC is powered from main supply (IN_BU).
19 PGOOD_BU O Power-good, push-pull output for DCDC5 and DCDC6. Pulled low when either DCDC5 or DCDC6 is out of regulation. Pulled high (to DCDC6 output voltage) when both rails are in regulation.
20 L5 P Switch pin for DCDC5. Connect to inductor.
21 FB5 I Feedback voltage pin for DCDC5. Connect to output capacitor.
22 FB6 I Feedback voltage pin for DCDC6. Connect to output capacitor.
23 L6 P Switch pin for DCDC6. Connect to inductor.
24 SYS_BU P System voltage pin for battery-backup supply power path. Connect to 1-µF capacitor. Connecting any external load to this pin is not recommended.
25 CC P Coin cell battery input. Serves as the supply to DCDC5 and DCDC6 if no voltage is applied to IN_BU. Tie this pin to ground if it is not in use.
26 GPIO3 I/O Pin can be configured as warm reset (negative edge) for DCDC1 and DCDC2 or as a general-purpose, open-drain output. See Section 8.3.1.14 for more details.
27 IN_BU P Default input supply pin for battery backup supplies (DCDC5 and DCDC6).
28 N/C — No connect. Leave pin floating.
29 N/C
30 LS1 O Output voltage pin for load switch 1. Connect to capacitor.
31 IN_LS1 P Input supply pin for load switch 1.
32 IN_LS2 P Input supply pin for load switch 2.
33 LS2 O Output voltage pin for load switch 2. Connect to capacitor.
34 GPO2 O Pin configured as DDR reset signal (controlled by GPIO1) or as general-purpose output. Buffer can be configured as push-pull or open-drain.
35 INT_LDO P Internal bias voltage. Connect to a 1-μF capacitor. TI does not recommended connecting any external load to this pin.
36 IN_BIAS P Input supply pin for reference system.
37 IN_DCDC3 P Input supply pin for DCDC3.
38 L3 P Switch pin for DCDC3. Connect to inductor.
39 FB3 I Feedback voltage pin for DCDC3. Connect to output capacitor.
40 nWAKEUP O Signal to SOC to indicate a power on event (active low, open-drain output).
41 FB2 I Feedback voltage pin for DCDC2. Connect to output capacitor.
42 L2 P Switch pin for DCDC2. Connect to inductor.
43 IN_DCDC2 P Input supply pin for DCDC2.
44 PB I Push-button monitor input. Typically connected to a momentary switch to ground (active low). See Section 8.4.1 for details.
45 nINT O Interrupt output (active low, open drain). Pin is pulled low if an interrupt bit is set. The pin returns to Hi-Z state after the bit causing the interrupt has been read. Interrupts can be masked.
46 PWR_EN I Power enable input for DCDC1-4, LDO1 and load switches. See Section 8.4.1 for details.
47 FB1 I Feedback voltage pin for DCDC1. Connect to output capacitor.
48 L1 P Switch pin for DCDC1. Connect to inductor.
— Thermal Pad P Power ground and thermal relief. Connect to ground plane.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |