ZHCSD04E
November 2014 – March 2022
TPS65400
PRODUCTION DATA
1
特性
2
应用
3
说明
4
Revision History
5
说明(续)
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Thermal Information
7.5
Electrical Characteristics
7.6
System Characteristics
7.7
Operational Parameters
7.8
Package Dissipation Ratings
7.9
Typical Characteristics: System Efficiency
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagrams
8.3
Feature Description
8.3.1
Startup Timing and Power Sequencing
8.3.1.1
Startup Timing
8.3.1.2
External Sequencing
8.3.1.3
Internal Sequencing
8.3.2
UVLO and Precision Enables
8.3.3
Soft-Start and Prebiased Startup
8.3.3.1
Analog Soft-Start (Default) and Digital Soft-Start
8.3.3.2
Soft-Start Capacitor Selection
8.3.4
PWM Switching Frequency Selection
8.3.5
Clock Synchronization
8.3.6
Phase Interleaving
8.3.7
Fault Handling
8.3.8
OCP for SW1 to SW4
8.3.9
Overcurrent Protection for SW1 to SW4 in Current Sharing Operation
8.3.10
Recovery on Power Loss
8.3.11
Feedback Compensation
8.3.12
Adjusting Output Voltage
8.3.13
Digital Interface – PMBus
8.3.14
Initial Configuration
8.4
Device Functional Modes
8.4.1
CCM Operation Mode
8.4.2
CCM/DCM Operation Mode
8.4.3
Current Sharing Mode
8.5
Programming
8.5.1
PMBus
8.5.1.1
Overview
8.5.1.2
PMBus Protocol
8.5.1.2.1
PMBus Protocol
8.5.1.2.2
Transactions (No PEC)
8.5.1.2.3
Addressing
8.5.1.2.4
Startup
8.5.1.2.5
Bus Speed
8.5.1.2.6
I2CALERT Terminal
8.5.1.2.7
CONTROL Terminal
8.5.1.2.8
Packet Error Checking
8.5.1.2.9
Group Commands
8.5.1.2.10
Unsupported Features
8.5.2
PMBus Register Descriptions
8.5.2.1
Overview
8.5.2.2
Memory Model
8.5.2.3
Data Formats
8.5.2.4
Fault Monitoring
8.6
Register Maps
8.6.1
PMBus Core Commands
8.6.1.1
(00h) PAGE
8.6.1.2
(01h) OPERATION
8.6.1.3
(03h) CLEAR_FAULTS
8.6.1.4
(10h) WRITE_PROTECT
8.6.1.5
(11h) STORE_DEFAULT_ALL
8.6.1.6
(19h) CAPABILITY
8.6.1.7
(78h) STATUS_BYTE
8.6.1.8
(79h) STATUS_WORD
8.6.1.9
(7Ah) STATUS_VOUT
8.6.1.10
(80h) STATUS_MFR_SPECIFIC
8.6.1.11
(98h) PMBUS_REVISION
8.6.1.12
(ADh) IC_DEVICE_ID
8.6.1.13
(AEh) IC_DEVICE_REV
8.6.2
Manufacturer-Specific Commands
8.6.2.1
(D0h) USER_DATA_BYTE_00
8.6.2.2
(D1h) USER_DATA_BYTE_01
8.6.2.3
(D2h) PIN_CONFIG_00
8.6.2.4
(D3h) PIN_CONFIG_01
8.6.2.5
(D4h) SEQUENCE_CONFIG
8.6.2.6
(D5h) SEQUENCE_ORDER
8.6.2.7
(D6h) IOUT_MODE
8.6.2.8
(D7h) FREQUENCY_PHASE
8.6.2.9
(D8h) VREF_COMMAND
8.6.2.10
(D9h) IOUT_MAX
8.6.2.11
(DAh) USER_RAM_00
8.6.2.12
(DBh) SOFT_RESET
8.6.2.13
(DCh) RESET_DELAY
8.6.2.14
(DDh) TON_TOFF_DELAY
8.6.2.15
(DEh) TON_TRANSITION_RATE
8.6.2.16
(DFh) VREF_TRANSITION_RATE
8.6.2.17
(F0h) SLOPE_COMPENSATION
8.6.2.18
(F1h) ISENSE_GAIN
8.6.2.19
(FCh) DEVICE_CODE
9
Application and Implementation
9.1
Application Information
9.2
Typical Applications
9.2.1
Internal Operation Typical Application
9.2.1.1
Design Requirements
9.2.1.2
Detailed Design Procedure
9.2.1.2.1
Component Selection
9.2.1.2.1.1
Output Inductor Selection
9.2.1.2.1.2
Output Capacitor Selection
9.2.1.2.2
Internal Operation With Some Switchers Disabled
9.2.1.2.3
Internal Operation With All Switchers Enabled
9.2.1.2.4
Example Configuration
9.2.1.2.5
Unused Switchers
9.2.1.3
Application Curves
9.2.2
Current Sharing Typical Application
9.2.2.1
Design Requirements
9.2.2.2
Detailed Design Procedure
9.2.2.2.1
Current Sharing Timing Example
9.2.3
External Sequencing Application
9.2.3.1
Design Requirements
9.2.3.2
Detailed Design Procedure
9.2.3.2.1
External Sequencing Through PG Pins
9.2.3.2.2
External Sequencing Through SW
9.2.3.2.3
Example Configuration
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
Device and Documentation Support
12.1
Documentation Support
12.1.1
Related Documentation
12.1.2
Related Parts
12.2
接收文档更新通知
12.3
术语表
12.4
Trademarks
12.5
Electrostatic Discharge Caution
12.6
术语表
13
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
RGZ|48
MPQF123F
散热焊盘机械数据 (封装 | 引脚)
RGZ|48
QFND014T
订购信息
zhcsd04e_oa
zhcsd04e_pm
9.2.1.3
Application Curves
Figure 9-3
Configurable Power-Up Sequence
Figure 9-4
Phase Shift Between Channels
Figure 9-5
V
REF
Accuracy vs Code
Figure 9-7
V
OUT1
Load Regulation
Figure 9-9
V
OUT3
Load Regulation
Figure 9-6
V
REF
Step Accuracy vs Code
Figure 9-8
V
OUT2
Load Regulation
Figure 9-10
V
OUT4
Load Regulation
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|