ZHCSG94L August 2013 – February 2019 TPS659038-Q1 , TPS659039-Q1
PRODUCTION DATA.
The TPS65903x-Q1 standard I2C 7-bit slave device address is set to 010010xx (binary) where the two least-significant bits are used for page selection.
The device is organized in five internal pages of 256 bytes (registers) as follows:
The device address for the DVS I2C interface is set to 0x12.
If one of the addresses conflicts with another device I2C address, it is possible to remap each address to a fixed alternative one as described in Table 6-7. I2C for DVS is fixed because it is dedicated interface.
REGISTER | BIT | PAGE | ADDRESSES |
---|---|---|---|
I2C_SPI | ID_I2C1[0] | Power registers | ID_I2C1[0] = 0: 0x48 |
ID_I2C1[0] = 1: 0x58 | |||
ID_I2C1[1] | Interfaces and auxiliaries | ID_I2C1[1] = 0: 0x49 | |
ID_I2C1[1] = 1: 0x59 | |||
ID_I2C1[2] | Trimming and test | ID_I2C1[2] = 0: 0x4A | |
ID_I2C1[2] = 1: 0x5A | |||
ID_I2C1[3] | OTP | ID_I2C1[3] = 0: 0x4B | |
ID_I2C1[3] = 1: 0x5B | |||
ID_I2C2 | DVS | ID_I2C2 = 0: 0x12 |