ZHCSI09S June 2010 – August 2018 TPS65911
PRODUCTION DATA.
NOTE:
Register programming: VIO_PSKIP = 0, VDD1_PSKIP = 0, VDD1_SETOFF = 1, LDO3_SETOFF = 1, LDO4_SETOFF = 1, LDO8_KEEPON = 1.PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
tACT2SLP | SLEEP falling-edge to supply | Low-power mode (SLEEP resynchronization delay) | 2 × tCK32k = 62 | 3 × tCK32k = 94 | µs | ||
tACT2SLPCK32K | SLEEP falling-edge to CLK32KOUT low | 156 | tACT2SLP + 3 × tCK32k | 188 | µs | ||
tSLP2ACT | SLEEP rising edge to supply | High-power mode | 8 × tCK32k = 250 | 9 × tCK32k = 281 | µs | ||
tSLP2ACTCK32K | SLEEP rising edge to CLK32KOUT running | 344 | tSLP2ACT + 3 × tCK32k | 375 | µs | ||
tdSLPON1 | SLEEP rising edge to time step 1 of the turnon sequence from SLEEP state | 281 | tSLP2ACT + 1 × tCK32k | 312 | µs | ||
tdSLPONST | Turnon sequence step duration | From SLEEP state | TSLOT_LENGTH[1:0] = 00 | 0 | µs | ||
TSLOT_LENGTH[1:0] = 01 | 200 | ||||||
TSLOT_LENGTH[1:0] = 10 | 500 | ||||||
TSLOT_LENGTH[1:0] = 11 | 2000 | ||||||
tdSLPONDCDC | VDD1, VDD2, or VIO turnon delay | From turnon sequence time step | 2 × tCK32k = 62 | µs |