ZHCSGJ3D July 2015 – February 2019 TPS65917-Q1
PRODUCTION DATA.
MIN | MAX | UNIT | ||
---|---|---|---|---|
tcesu | Chip-select set up time | 30 | ns | |
tcehld | Chip-select hold time | 30 | ns | |
tckper | Clock cycle time | 67 | 100 | ns |
tckhigh | Clock high typical pulse duration | 20 | ns | |
tcklow | Clock low typical pulse duration | 20 | ns | |
tsisu | Input data set up time, before clock active edge | 5 | ns | |
tsihld | Input data hold time, after clock active edge | 5 | ns | |
tdr | 15 | ns | ||
tCE | Time from CE going low to CE going high | 67 | ns | |
Capacitive load on pin SDO | 30 | pF |