ZHCSN52D April 2010 – December 2023 TPS74701-Q1
PRODUCTION DATA
PIN | TYPE | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
BIAS | 4 | I | Bias pin. Input voltage for error amplifier, reference, and internal control circuits. |
EN | 5 | I | Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left unconnected. |
FB | 8 | I | Feedback pin. The feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating. |
GND | 6 | — | Ground pin. |
IN | 1, 2 | I | Input pin. This pin supplies the input voltage to the device. For best transient response and to minimize input impedance, use the recommended value or larger capacitor from IN to GND, as listed in the Recommended Operating Conditions table. Place the input capacitors as close as possible to the IN and GND pins of the device. |
OUT | 9, 10 | O | Output pin. Regulated output voltage, a small capacitor (total typical capacitance ≥ 2.2 µF, ceramic) is needed from this pin to ground to assure stability. Place the output capacitors as close as possible to the OUT and GND pins of the device. |
PG | 3 | O | Power-good pin. This pin is an open-drain, active-high output that indicates the status of VOUT; see the Power Good section for additional information. |
SS | 7 | — | Soft-start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left unconnected, the regulator output soft-start ramp time is typically 200 µs; see the Programmable Soft-Start section for further information. |
Thermal Pad | — | — | Connect the pad to GND for the best possible thermal performance. |