ZHCSSO4E September   2010  – September 2024 TPS74801-Q1

PRODUCTION DATA  

  1.   1
  2. 特性
  3. 应用
  4. 说明
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics: IOUT = 50 mA
    7. 5.7 Typical Characteristics: IOUT = 1 A
  7. Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagrams
    3. 6.3 Feature Description
      1. 6.3.1 Programmable Soft-Start
      2. 6.3.2 Sequencing Requirements
      3. 6.3.3 Output Noise
      4. 6.3.4 Enable and Shutdown
      5. 6.3.5 Power Good
      6. 6.3.6 Internal Current Limit
      7. 6.3.7 Thermal Protection
    4. 6.4 Device Functional Modes
      1. 6.4.1 Normal Operation
      2. 6.4.2 Dropout Operation
      3. 6.4.3 Disabled
  8. Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Input, Output, and Bias Capacitor Requirements
        2. 7.2.2.2 Transient Response
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
        1. 7.4.1.1 Layout Recommendations and Power Dissipation
        2. 7.4.1.2 Estimating Junction Temperature
      2. 7.4.2 Layout Example
  9. Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
      2. 8.1.2 Device Nomenclature
    2. 8.2 接收文档更新通知
    3. 8.3 支持资源
    4. 8.4 Trademarks
    5. 8.5 静电放电警告
    6. 8.6 术语表
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Thermal Information

THERMAL METRIC(1) TPS74801-Q1 UNIT
RGW (VQFN) (legacy chip) RGW (VQFN) (new chip) DRC (VSON) (legacy chip) DRC (VSON) (new chip)
20 PINS 20 PINS 10 PINS 10 PINS
RθJA Junction-to-ambient thermal resistance 35.6 34.7 44.2 47.2 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 33.3 31 50.3 63.7 °C/W
RθJB Junction-to-board thermal resistance 15 13.5 19.6 19.5 °C/W
ψJT Junction-to-top characterization parameter 0.4 1.4 0.7 4.2 °C/W
ψJB Junction-to-board characterization parameter 15.2 13.5 17.8 19.4 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 3.8 3.6 4.3 3.3 °C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.