ZHCSG47C February 2017 – December 2022
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
SUPPLY VOLTAGE AND CURRENT (IN) | ||||||
VIN | Input voltage | 4 | 40 | V | ||
I(SLEEP) | Input sleep current | EN = OFF | 4 | µA | ||
I(Q) | Input quiescent current | VIN = 5.6 V to 40 V for fixed 5-V VOUT; VIN = 4 V to 40 V for fixed 3.3-V VOUT; EN = ON; watchdog disabled; IOUT < 1 mA; TJ < 80°C | 19 | 29.6 | µA | |
VIN = 5.6 V to 40 V for fixed 5-V VOUT; VIN = 4 V to 40 V for fixed 3.3-V VOUT; EN = ON; watchdog enabled; IOUT < 1 mA | 28 | 42 | ||||
VIN = 5.6 V to 40 V for fixed 5-V VOUT; VIN = 4 V to 40 V for fixed 3.3-V VOUT; EN = ON; watchdog enabled; IOUT < 100 mA | 78 | 98 | ||||
V(UVLO) | Undervoltage lockout, falling | Ramp VIN down until output is turned off | 2.6 | V | ||
V(UVLO_HYST) | UVLO hysteresis | 0.5 | V | |||
ENABLE INPUT, WATCHDOG TYPE SELECTION AND FSEL (EN, WTS, AND FSEL) | ||||||
VIL | Low-level input voltage | 0.7 | V | |||
VIH | High-level input voltage | 2 | V | |||
Vhys | Hysteresis | 150 | mV | |||
WATCHDOG ENABLE (WD_EN PIN) | ||||||
VIL | Low-level input threshold voltage for watchdog enable pin | Watchdog enabled | 0.7 | V | ||
VIH | High-level input threshold voltage for watchdog enable pin | Watchdog disabled | 2 | V | ||
IWD_EN | Pulldown current for watchdog enable pin | VWD_EN = 5 V | 3 | µA | ||
REGULATED OUTPUT (OUT) | ||||||
VOUT | Regulated output | VIN = 5.6 V to 40 V for fixed 5-V VOUT, VIN = 4 V to 40 V for fixed 3.3-V VOUT, IOUT = 0 to 300 mA, –40°C ≤ TJ ≤ 125°C | –2% | 2% | ||
VIN = 5.6 V to 40 V for fixed 5-V VOUT; VIN = 4 V to 40 V for fixed 3.3-V VOUT; IOUT = 0 to 300 mA | –2.5% | 2.5% | ||||
ΔVOUT(ΔVIN) | Line regulation | VIN = 5.6 V to 40 V | 10 | mV | ||
ΔVOUT(ΔIOUT) | Load regulation | IOUT = 1 mA to 300 mA | 20 | mV | ||
V(dropout) | Dropout voltage (VIN – VOUT) | IOUT = 300 mA(2) | 300 | 400 | mV | |
IOUT = 200 mA(2) | 170 | 325 | ||||
IOUT | Output current | VOUT in regulation | 0 | 300 | mA | |
I(LIM) | Output current limit | VOUT shorted to ground, VIN = 5.6 V to 40 V | 301 | 680 | 1000 | mA |
PSRR | Power-supply ripple rejection(1) | IOUT = 100 mA; COUT = 10 µF; frequency (f) = 100 Hz | 60 | dB | ||
IOUT = 100 mA; COUT = 10 µF; frequency (f) = 100 kHz | 40 | |||||
POWER-GOOD (PG, PGADJ) | ||||||
VOL(PG) | PG output, low voltage | IOL = 5 mA, PG pulled low | 0.4 | V | ||
Ilkg(PG) | PG pin leakage current | PG pulled to VOUT through a 10-kΩ resistor | 1 | µA | ||
V(PG_TH) | Default power-good threshold | VOUT powered above the internally set tolerance, PGADJ pin shorted to ground | 89.6 | 91.6 | 93.6 | % of VOUT |
V(PG_HYST) | Power-good hysteresis | VOUT falling below the internally set tolerance hysteresis | 2 | % of VOUT | ||
PGADJ | ||||||
V(PGADJ_TH) | Switching voltage for the power-good adjust pin | VOUT is falling | 1.067 | 1.1 | 1.133 | V |
POWER-GOOD DELAY | ||||||
I(DLY_CHG) | DELAY capacitor charging current | 3 | 5 | 10 | µA | |
V(DLY_TH) | DELAY pin threshold to release PG high | Voltage at DELAY pin is ramped up | 0.95 | 1 | 1.05 | V |
I(DLY_DIS) | DELAY capacitor discharging current | VDELAY = 1 V | 0.5 | mA | ||
CURRENT VOLTAGE REFERENCE (ROSC) | ||||||
VROSC | Voltage reference | 0.95 | 1 | 1.05 | V | |
WATCHDOG (WD, WDO, WRS) | ||||||
VIL | Low-level threshold voltage for the watchdog input and window-ratio select | For WD and WRS pins | 30 | % of VOUT | ||
VIH | High-level threshold voltage for the watchdog input and window-ratio select | For WD and WRS pins | 70 | % of VOUT | ||
V(HYST) | Hysteresis | 10 | % of VOUT | |||
IWD | Pulldown current for the WD pin | VWDO = 5 V | 2 | 4 | µA | |
VOL | Low-levlel watchdog output | IWDO = 5 mA | 0.4 | V | ||
Ilkg | WDO pin leakage current | WDO pin pulled to VOUT through 10-kΩ resistor | 1 | µA | ||
OPERATING TEMPERATURE RANGE | ||||||
TJ | Junction temperature | –40 | 150 | °C | ||
T(SD) | Junction shutdown temperature | 175 | °C | |||
T(HYST) | Hysteresis of thermal shutdown | 25 | °C |