SLUSE50 November 2023 TPS92642-Q1
PRODUCTION DATA
The TPS92642-Q1 is a wide input, synchronous buck LED driver. The device can deliver up to 5 A of continuous current and power a single string of one to 10 series-connected LEDs. The device implements an adaptive on-time current regulation control technique to achieve fast transient response. This architecture uses a comparator and a one-shot on-timer that varies inversely with input and output voltage to maintain a near-constant frequency. The integrated low offset rail-to-rail error amplifier enables closed-loop regulation of LED current and ensures better than 4% accuracy over a wide input, output, and temperature range. The LED current reference is set by the IADJ pin and is programmed by a voltage divider to achieve over a 15:1 linear analog dimming range. The high impedance IADJ input simplifies LED current binning and thermal protection.
The TPS92642-Q1 device incorporates an internal pulse generator to implement a maximum LED pulse duty cycle limit. The maximum PWM duty cycle, DPLMT, is internally fixed to 13.6% (typical) of the PWM period. This PWM period is set using external capacitor, CPLMT, connected from the PLMT pin to GND. The LED current can be pulse width modulated by the external pulsed signal connected to the UDIM input for any duration less than the limit, tPWM_ON(LMT), set by the internal pulse generator circuit. The maximum on-time, tPWM_ON(LMT)is fixed at DPLMT × tPLMT where tPLMT is the period set by the external CPLMT capacitor. In addition, the internal pulse generator also behaves as a one-shot timer and blocks any subsequent UDIM pulses until the end of the period, tPLMT. The internal pulse generator circuit and maximum duty cycle limit function can be disabled by connecting PLMT pin to GND. This device optimizes the inductor current response and is capable of responding to an input PWM signal with a minimum pulse width of 10 µs.
The device incorporates enhanced fault features, including the following:
In addition, thermal shutdown (TSD) protection is implemented to limit the junction temperature at 175°C (typical).